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FOREWORD 
The work repor ted  here w a s  c a r r i e d  o u t  by t h e  Philco-Ford 
Microelec t ronics  Divis ion  a t  i t s  f a c i l i t i e s  i n  Blue B e l l  and 
Lansdale, Pennsylvania. This r e p o r t  covers  t h e  s t u d i e s  performed 
dur ing  the per iod  2 8  September 1966 t o  2 8  March 1967 on Contract  
NO. NAS8-18048. 
The program is  administered under the d i r e c t i o n  of 
M. Nowakowski of  the Q u a l i t y  Laboratory, George C. Marshall  
Space F l i g h t  Center,  Huntsvi l le ,  Alabama. The p r o j e c t  bears 
t h e  Philco-Ford i n t e r n a l  number R-518. 
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During this period the materials study, design evaluation 
and manufacturing study were performed. The discussion of the 
materials study includes data from experiments performed to 
characterize the deposited passivating film (such as oxide charge 
and pinhole studies), and a detailed theoretical treatment of 
material requirements. 
The information presented on the design study indicates that . 
essentially the results of tests conducted on the preliminary 
test model were not adequate to satisfactorily measure device 
stability as affected by ambient contamination. This led to a 
more sophisticated study of the specific mechanism believed to be 
responsible for most device instability; namely, charge accumulation 
on the Si02 surface. Studies of capacitive inversion and surface- 
field-induced inversion were performed on a variety of bipolar 
products in order to select a sufficiently sensitive vehicle. 
Based on these studies, a revised vehicle was designed and units 
were fabricated for study. The results obtained on this revised 
vehicle demonstrate that surface-field-induced inversion is less 
likely to occur on units which are glassed. 
During the manufacturing study consideration is being given 
to the various applications which could take advantage of the 
additional layer of glass. These applications are in addition to 
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the mechanical protection and the protection against ambient 
contaminants which are naturally afforded the metalization by the 
additional layer of glass. The study to date indicates that the 
most desirable time for the application of a glass encapsulating 
and passivating layer during microcircuit manufacture is while 
the microcircuits are still in wafer form, as opposed to glass 
application at a point following the assemb1.y of the discrete chip. 
The vehicle of the revised design has been shown to be 
sensitive to surface charge accumulation, and khe manufacture of a 
suitable number of units for the performance evaluation program is 
nearing completion. A description is given of the test program 
which will be used to measure the reliability performance of the 
revised vehicles. 
A brief description is given of the conventional integrated 
circuits, glassed according to the selected process, which are 
being prepared for submission to NASA. 
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SECTION 1 - PURPOSE 
It is the purpose of this program to conduct a series of 
studies leading to the selection and development of a glass 
passivation and encapsulation process for semiconductor elements. 
The improved protection will be demonstrated through the 
evaluation and testing of devices manufactured with the selected 
process. 
At the conclusion of the program, a complete specification 
describing the encapsulation material and the process of applying 
it to semiconductor devices will be submitted. 
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SECTION 2 - MATERIAL STUDY 
2 . 1  INTRODUCTION 
Detailed discussion of the considerations involved in the 
selection of the glass and the manner Gf its application to the 
integrated circuit is presented in Section 4 and in the Appendix. 
This section discusses the experiments conducted to assess the 
properties of vapor plated Si02 to characterize it as a material 
capable of fulfilling the requirements discussed in the Appendix. 
2.2 OXIDE CHARGE CONTENT 
To add to our basic understanding of the electrical properties 
of the oxides which might be found on typical integrated circuits, 
test samples were made for C-V measurements of MOS capacitors. The 
application of the C-V measurement technique tothe study of the 
charge content of the vapor plated oxide was discussed in the First 
Quarterly Progress Report which also included experimental data. 
Information about the charge content in the oxides normally found 
on integrated circuits is useful, €or example, in the determination 
of how much charge density must be accumulated on the oxide surface 
to invert the underlying silicon. 
Interpretation of the results of the C-V measurements made 
on the test samples was not straightforward because many of the 
simple oxides developed leakage, an occurrence not frequently en- 
countered and as yet unexplained, and because the low substrate 
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resistivity (0.2 to 0.5 SZ-cm) resulted in a small capacitance change. 
Test structures are usually made of 5 Q-cm material. The lower re- 
sistivity was chosen in this case because it was typical of the value 
used in one of our lines of integrated circuits. 
Good thermally grown oxides have about 2 x 10" immobile 
charges/cm , and less than 1 x 1011 mobile or trapped charges/cm2. 
The results of our evaluation follow. 
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A. Initial or Post-Epitaxial-Growth Oxide 
This was thermally grown at 1285OC to a thickness 
of 7000 H .  The first 35 minutes were with wet oxygen, 
and the last 5 minutes were with dry oxygen. For some 
unexplained reason, both wafers in this sample were too 
leaky for a precise evaluation. There appear to be at 
least 10l2 mobile charges/cm2. 
B. Post-Epi Oxide and Oxide Formed Durinq Base Deposition 
and Drive-In 
This oxide is the same as the post-epi oxide de- 
scribed in A above, plus the oxide formed during a 
boron deposition at 102OOC from a ~ C 1 3  source in 02, 
N2 and H2, and the oxide formed during the boron drive- 
in at 1087OC for 50 minutes in wet 0 2  followed by 50 
minutes in dry 02. The total thickness of this oxide 
is about 8000 k . 
10 x 1011 immobile charges/cm2, and 4 x 10l1 to 8 x 
These samples had 6.5 x 10l1 to 
mobile charges/cm2. 
C. Post-Epi Oxide, Base Oxide and Emitter Oxide 
This oxide is the same as that described in B above, 
plus the oxide formed during the depostion and drive-in 
of the emitter. The source is POCl The deposition 
is made in dry N2 and dry O2 at 1040 C for a period of 
8 minutes, and the drive-in is performed at the same 
temperature in wet 0 2  for 10 to 12 minutes. The thick- 
ness of the oxide is estimated to be 8000 H .  The im- 
mobile charge density is about 7 x 10l1 cm-2, and there 
is no measurable mobile charge. 
30- 
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D. Sample With Phosphorus Glass Removed 
Same as C above except that 3000 d of the phosphorus 
glass was etched away. This sample had about 8 x 10l1 
immobile charges/cm3 , and no measurable mobile charge. 
E. Metalization by Tunqsten Coil Evaportion 
Same as C above. A layer of A1 (10 thick) was 
evaporated from a tungsten coil and alloyed at 475'C 
for 15 minutes. These samples had about 5.5 x 
immobile charges/cm , and no measurable mobile charge. 3 
We considered making similar evaluation of the oxides grown on 
bare silicon during the diffusions, but the high density of doping 
atoms in a diffusion layer causes the capacitance charge to be too 
small. While it is unfortunate that so many of the samples were 
leaky and that the resistivity of the silicon was too low to get a 
well defined change in the C-V curve, the following conclusions can 
be made: 
1. There appears to be a large amount of mobile charge 
in the initial or post-epi oxide. 
2. As expected, the phosphorus glass getters out the mobile 
ions, even when the aluminum is evaporated from a tungsten 
coil. 
3 ,  Removal of the 3000 of phosphorus glass does not seem to 
affect any of the charge densities in the oxide. 
4. The alloying of the aluminum slightly reduces the immobile 
charge density. 
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This experiment is  worth repea t ing  i f  t i m e  permits .  The re- 
s i s t i v i t y  of t h e  s i l i c o n  should be h igher  t o  y i e l d  a h igher  cap- 
a c i t a n c e  change r a t i o ,  While w e  do no t  understand why t h e r e  was a 
leakage problem i n  t h i s  tes t ,  w e  b e l i e v e  t h a t  t h e r e  would probably 
not  be a leakage problem i n  a r e p e a t  tes t  because w e  do n o t  g e n e r a l l y  
have a leakage problem. 
2 . 3  PINHOLE STUDIES 
Pinhole d e n s i t y  is one of t h e  important  c h a r a c t e r i s t i c s  of a 
g l a s s  pas s iva t ion  l a y e r .  The f a c t o r s  con t r ibu t ing  t o  t h e  pin-  
hole  dens i ty  of a g l a s s  l aye r  on an i n t e g r a t e d  c i r c u i t  inc lude  1) i m-  
p e r f e c t  wafer c l e a n l i n e s s  p r i o r  t o  g l a s s  depos i t ion ,  2)  t h e  inheren t  
p inhole  d e n s i t y  a s soc i a t ed  wi th  t h e  depos i t i on  technique,  3 )  t h e  
pinholes  introduced by t h e  e tch ing  s t e p  because of resist d e f e c t  
and 4) problems a s soc i a t ed  wi th  g l a s s  l a y e r  depos i t i on  over a 
nonplanar su r f ace .  
The pinhole  d e n s i t y  r e s u l t i n g  from d e f e c t s  i n  t h e  p h o t o r e s i s t  
i s  s t rong ly  dependent upon t h e  p h o t o r e s i s t  process ing.  Double pro- 
cess ing  is one technique we have used t o  minimize t h e  number of pin-  
ho le s .  I n  t h i s  technique,  t h e  wafers a r e  coated with r e s i s t ,  t h e  
resist i s  exposed and developed and t h e  g l a s s  i s  etched h a l f  t h e  way 
through; t h e  resist is  then s t r i p p e d  and t h e  process repeated,  e tch-  
ing t h e  g l a s s  through t o  t h e  bottom metal .  A t y p i c a l  p inhole  d e n s i t y  
2 f o r  a p a r t i c u l a r  resist process  is  about 200 x pinholes/mil  . 
Double process ing us ing t h i s  s a m e  resist process  r e s u l t s  i n  a pin-  
h o l e  d e n s i t y  of less than  2 x pinholes/mi12. 
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To determine the pinhole density to be expected fsrom the vapor 
plating of S i 0 2  on an integrated circuit, tests were conducted by 
sandwiching the layer of glass between two layers of metal and 
observing electrical shorts. To determine the inherent pinhole 
density of the vapor plated glass and also to determine the effect 
which different step heights have on pinhole density, the following 
test was conducted. 
The initial vehicle metalization patterns were 
delineated in 5 kii, 10 6 and 15 ki thick aluminum on 
oxidized wafers and vapor plated with 5 ki, 10 and 
18 ki thick glass layers. Aluminum was then evaporated 
and the metal pattern for the initial vehicle was de- 
lineated. Glass etching was done after the field plate 
was delineated. Control wafers, showing the pinhole 
characteristics of the glass itself, were made by 
plating 5 ki, 10 d and 18 kA thick glass on 10 M 
thick undelineated aluminum, appling field plates and 
etching the glass in the same manner as described 
above. The wafers were then tested by applying 100 V 
between the top metal (field plate) and the lower 
metal. The results are shown in Table 1. Note that 
shorts were detected only on those wafers where the 
thickness of the lower aluminum is greater than the 
thickness of the glass coating. 
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TABLE 1 
PINHOLE DENSITY AS RELATED TO THICKNESS OF METALIZATION & GLASS 
GLASS 
ALUMINUM THICKNESS PINHOLE DENSITY 
WAFER THICKNESS (G 1 SHORTS (x pinholes/mi12) 
A 
B 
C 
D 
E 
F 
G 
H 
I 
lOki* 
lOki* 
lOkft * 
5k i i  
5kii 
5k i i  
106 
iakii 
10kL 
5 
10 
18 
5 
10 
18 
5 
10 
18 
6 
1 
0 
0 
0 
0 
1 3  
0 
0 
1.4 
0.2 
(0.2 
(2.1 
(0.9 
(1.8 
11.0 
(2.1 
(0.9 
J l5kii 5 6 17.0 
K 15k i i  10 21 17.0 
L l5kii 18 0 (0 .9  
* Control units in which the bottom metal did not have a 
delineated pattern. 
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The data in Table 1 indicate that 
1. The inherent pinhole density of the glass, thicker 
than 5ki, is satisfactory for double layer metal- 
ization (Wafers A, B, and C). 
2. Having glass thinner than the lower aluminum is un- 
desirable (Wafers G, J, and K). 
3 ,  Having glass and lower aluminum of the same thickness 
is satisfactory (Wafers D, H, and L). 
4. Having glass thicker than the lower aluminum is 
satisfactory (Wafers E, F, and I). 
2.4 TEMPERATURE LIMITATIONS 
We have found that vapor plated Si02 plated to a thickness 
of l2ki onto anintegrated circuit, will crack when subjected to 
temperatures in excess of 475OC. No cracking occurs at temperatures 
up to 44OoC. Since header bonding or package sealing is sometimes 
Gone at temperatures greater than 44OoC, caution must be exercised 
in the choice of assembly techniques. 
In order to determine if glass deposited at temperatures above 
the usual deposition temperature of 4OO0C would better withstand 
higher temperatures, a test was performed using glass deposited at 
475OC. Several lower aluminum patterns of 10 ki thickness were 
plated with 10 ki of Si02 at 475OC. Visual inspection of the wafers 
immediately after deposition revealed normal, bubble-free glass with 
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no cracks  v i s i b l e .  The f a c t  tha t  t h e  g l a s s  w a s  v i r tuar l ly  crack 
free and p inhole  free was shown by e t ch ing  a w a f e r  i n  an  aluminum 
e t chan t  f o r  1 minute a t  6OoC. ( N o r m a l  t i m e  needed t o  remove aluminum 
i n  t h i s  e t chan t  is about 45 seconds.) There w a s  no evidence of alum- 
inum e tch ing  anywhere on the wafer.  An e t c h  r a t e  taken on another  
w a f e r  was the same a s  f o r  t h e  case  of g l a s s  deposi ted  a t  4OO0C, 
i n d i c a t i n g  t h a t  the s t r u c t u r e  of t h e  g l a s s  w a s  unchanged. 
S t i l l  another  w a f e r  was placed i n  a 475'C furnace f o r  15 minutes. 
Inspec t ion  a f t e r  t h i s  h e a t  t rea tment  showed the g l a s s  was s eve re ly  
cracked, w i t h  the  cracks  emanating from the aluminum me ta l i za t i on .  
It appears t h a t  an i nc rease  i n  depos i t ion  temperature i s  not  a 
s u f f i c i e n t  cure  f o r  the  problem of cracking of vapor p l a t e d  g l a s s  
dur ing exposure t o  temperatures above 475OC. 
2 . 5  ETCH RATE AS FUNCTION O F  PLATING RATE 
The etch r a t e  of p l a t e d  oxide i n  buf fe red  HF has  been used a s  a 
check of the oxide s t r u c t u r e  and q u a l i t y .  Var ia t ion  i n  the  p l a t i n g  
condi t ions  has  been found t o  have l i t t l e  effect on etch r a t e ,  even 
though the p l a t i n g  rate may change from 0 t o  8ki/min. Another in-  
d i c a t i o n  tha t  g l a s s  s t r u c t u r e  is  independent of the p l a t i n g  condi t ions  
w a s  obtained by varying the  s u b s t r a t e  temperature and determining 
the r e s u l t i n g  etch rates. Table 2 g ives  the r e s u l t s  of t h a t  t es t .  
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TABLE 2 
TEST RESULTS INDICATING INDEPENDENCE OF 
GLASS STRUCTURE RELATIVE TO PLATING CONDITIONS 
Plating Etch Rate* in 
(" c) (ki/min) (A /s ec) 
Temperature Plating Rate Buffered HF 
350 4.0 165 
375 5 - 0  170 
400 6 .O 160 
425 6.6 165 
450 
475 
7.5 
7.5 
165 
165 
500 7.5 170  
* The accuracy of this measurement is within f 10 A/sec. 
10 
2.6 PREVENTION OF ELECTROLYTIC ATTACK OF ALUMINUM 
One of the predominant failure mechanisms for unsealed units 
in humid ambients is the electrolytic corrosion of the aluminum 
metalization. 
of protection against electrolytic corrosion. Several tests on a 
variety of structures indicated this is the case. However, on the 
structures being used on this study program, it must be pointed 
out that the aluminum bonding pads are not protected, and therefore 
the complete protection against corrosion is not obtained. An im- 
provement is made because the spacing between bonding pads is large 
compared to the separations between metal interconnects within 
the circuit. 
One would expect a layer of glass to provide a degree 
As a demonstration of the protection provided by a glass coating, 
three types of units were tested: 
1. Unglassed (control), 
2. Glassed in wafer form (as. the units for this program will be), 
3 .  Glassed after assembly (although this is considered impractical 
as a general technique for reasons discussed in Section 4). 
The test consisted of covering each unit with water, and applying 
voltage between package leads 7 and 10 (see subsection 3 . 5 )  sufficient 
to cause 10 pA to flow. The units were then dried and electrical 
continuity was checked between package leads 7 and 10. 
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TYPE OF U N I T  
PERIOD OF 
VOLTAGE 
APPLICATION 
ELECTRICAL 
CONTINUITY 
Ung l a  s sed 5 sec N o  
Glassed i n  Wafer Form 5 sec 
10 sec 
15 sec 
Glassed A f t e r  Assembly 5 sec 
20  sec 
Y e s  
Y e s  
N o  
Y e s  
Y e s  
The r e s u l t s  of t h e  above descr ibed  tes t  i n d i c a t e  t h a t  glass 
does provide a d d i t i o n a l  p r o t e c t i o n  f o r  aluminum. However, wi thout  
a d d i t i o n a l  p r o t e c t i o n  t o  avoid mois ture  condensation,  g l a s s  en- 
capsu la t ion  i s  not  s u f f i c i e n t  t o  prevent  u l t i m a t e  f a i l u r e .  
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S E C T I O N  3 - DESIGN STUDY 
3 .1  INTRODUCTION 
The intent of the design study is to completely understand 
and document the mechanisms leading to bipolar device instability 
to evolve a glassing process and other design considerations 
which would most effectively improve microcircuit stability by the 
addition of a glass passivating and encapsulating layer. While 
much has been done to demonstrate the existence of mechanisms 
by which charge can be moved above a p- n junction, there has been 
little direct application of this knowledge to present state-of- 
the-art microcircuits. 
Measurements made on the vehicle initially recommended for 
this program prove that the device stability and general 
construction do not permit the demonstration of any instability 
which might be reduced with glassing. This section describes 
the results of early tests on the initial vehicle. An improved 
approach is described for the study of surface charge accumulation 
through direct inversion methods. These methods more clearly 
define the fundamental mechanisms and the vehicle characteristics 
which would more likely demonstrate instability. The latter portion 
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of this section describes the new vehicle which is basically a 
high resistivity analog microcircuit indentical to a current 
product being manufactured by Philco-Ford. Tests have shown 
that glassed microcircuits are more stable in the presence of 
ambient contamination than are unglassed devices. 
3.2 STUDIES PERFORMED ON I N I T I A L  VEHICLE 
3.2.1 Description of Vehicle 
The initial test vehicle was previously described in the 
First Quarterly Progress Report. The vehicles were constructed 
from wafers which alr'eady had been diffused according to the 
fabrication process of a currently-marketed, standard dual three- 
input RTL gate. Figure 1 is a photograph of such a chip after 
glassing. The metalization pattern is unique to this program in 
that it makes available several individual components used in 
the circuit to permit more sensitive electrical evaluation than 
possible from circuit parameters. This model was to be used for 
assessing the stability of typical devices used in bipolar 
microcircuits. 
Devices were prepared both with and without an additional 
layer of vapor plated glass. The unglassed test vehicles were 
made to study the inherent stability of standard-processed integrated 
circuits. The fabricated chips were assembled in TO-5 packages and 
then subjected to various tests to determine their stability. 
14 
Figure 1. Dual 3-input RTL gate after glassing. 
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3 . 2 . 2  T e s t s  and Resu l t s  
The mechanisms which a f f e c t  mic roc i r cu i t  s t a b i l i t y  and which 
w i l l  be improved by t h e  a d d i t i o n  of  a g l a s s  l a y e r  w e r e  d i scussed  
i n  d e t a i l  i n  t h e  F i r s t  Q u a r t e r l y  Progress Report. The p r i n c i p a l  
mechanism is t h e  f r i n g i n g  f i e l d  which e x i s t s  about a back-biased 
junc t ion  and may accumulate charge on the oxide su r f ace  of t h e  
device .  This accumulated su r f ace  charge could then induce inver-  
s i o n  l a y e r s  i n  t h e  underlying s i l i c o n  . 1-5 
The i n i t i a l  measurements made on t h e  tes t  veh ic l e s  w e r e  de- 
signed t o  r e v e a l  t h e  e f f e c t s  of these f r i n g i n g  f i e l d s  on t h e  
s t a b i l i t y  of  b i p o l a r  devices  used i n  mic roc i r cu i t s .  A secondary 
o b j e c t i v e  w a s  t h e  pre l iminary assessment of t h e  e x t e n t  t o  which 
g l a s s  improves device  t o l e r ance  t o  t he  e f f e c t s  of f r i n g i n g  f i e l d s .  
Because s p e c i f i c  mechanisms w e r e  being s t u d i e d ,  it was expected 
t h a t  a t e s t  could be devised t o  which every device  would respond. 
Lengthy tests (1000 hours o r  more) o r  those  r e s u l t i n g  i n  changes i n  
only  a smal l  percentage of devices  w e r e  considered undes i rab le  f o r  
t h e s e  s t u d i e s .  
Conditions w e r e  chosen which a c c e l e r a t e  device  degradat ion 
caused by f r i n g i n g  f i e l d  e f f e c t s .  These s t a b i l i t y  tests con- 
s i s t e d  p r imar i ly  of sub jec t ing  devices  t o  reverse b iased  con- 
1-5 d i t i o n s  a t  e leva ted  temperatures , such as 17OoC, or  t o  h igh 
humidity ambients wi th  bias appl ied .  Since olleof t h e  obvious 
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improvements obta ined by g l a s s i n g  a mic roc i r cu i t  is  redundant 
he rme t i c i t y ,  most tests w e r e  run on unsealed u n i t s ,  s imula t ing  
leaky packages. Although very few TO-5 type  packases assembled 
i n t o  systems can be considered " leakers" ,  a s m a l l  percentage of 
o t h e r  types  of packages have been found t o  be nonhermetic. 
The dev ice  parameters most s e n s i t i v e  t o  degradat ion are ICEO, 
'CBO' BVCBOt and l o w  c u r r e n t  b e t a  (Ic = 3 0  t o  50 vA). 
Despi te  a wide v a r i e t y  of s e l e c t e d  t e s t  condi t ions ,  t e n  
of which w e r e  s p e c i f i e d  i n  t h e  F i r s t  Q u a r t e r l y  Progress Report, no 
s i g n i f i c a n t  permanent change i n  device  parameters could be ob- 
t a ined .  Severa l  dozen dev ices  w e r e  sub jec ted  t o  tests of t h i s  type 
dur ing t h e  f i r s t  and second q u a r t e r l y  per iods  without  s i g n i f i c a n t  
degradat ion.  I t  became apparent  t h a t  even t h e  i nd iv idua l  components 
of t he se  mic roc i r cu i t s  w e r e  r e l a t i v e l y  i n s e n s i t i v e  t o  invers ion  l a y e r s  
formed by junc t ion  f r i n g i n g  f i e l d s .  
I n  a d d i t i o n  t o  t h e  da t a  from t h e  1 7 O o C  tests and t h e  8 O o C ,  
70% r e l a t i v e  humidity tests, r e s u l t s  of tests  conducted under an- 
o t h e r  program6 became a v a i l a b l e  f o r  a n a l y s i s  dur ing t h e  second 
q u a r t e r l y  per iod.  These tests w e r e  conducted on g lassed  and un- 
glassed  mic roc i r cu i t  components made with t h e  same manufacturing 
processes  being used i n  t h e  cons t ruc t ion  of t h e  above veh ic les .  
However, t h e s e  u n i t s  w e r e  face-down bonded t o  a p r i n t e d  c i r c u i t  
board, and encapsulated only  i n  epoxy. The tests cons i s ted  of: 
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A. 43 units, 2000  hrs., 2OO0C storage with no applied bias 
B. 38 units, 2000  hrs., 125'C with 4.5 reverse bias on emitter- 
base and collector-base junctions. 
These tests revealed no significant degradation in either glassed 
or unglassed devices. 
In an attempt to reduce the inherent stability of bipolar 
devices, samples were made from which the phosphorus glass, formed 
during emitter diffusion, was removed before metalization, (It is 
well known that the phosphorus glass ties up mobile alkali ions, 
thereby imparting considerable stability.) The tests conducted 
were with emitter-base and collector-base reverse bias at 17OoC 
for several hours. Although initial tests produced instability on 
the units from which the phosphorus glass had been removed, sub- 
sequent tests have failed to reproduce degradation. These later 
results indicated that even without phosphorus glass, typical 
bipolar devices demonstrate considerable stability under conditions 
which promote surface ion accumulation. Since bipolar devices are 
generally not produced without emitter phosphorus glass, we are 
planning no further tests with this type of artifical vehicle. 
As a result of the data accumulated on these tests, we found 
it necessary to revise the mode!.. Specifically, a new approach to 
measuring device stability was necessary. The revised models are 
discussed in subsequent sections of this report. 
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3 . 3  TESTS O F  DLRECT INVERSION 
3 . 3 . 1  In t roduc t ion  
A s  r e s u l t s  of t h e  tests desc r ibed  i n  t h e  preceding subsec t ion  
became a v a i l a b l e ,  it became apparent  t h a t  t h e  b i p o l a r  devices  
commonly used i n  d i g i t a l  m i c r o c i r c u i t s  are  r e l a t i v e l y  i n s e n s i t i v e  
t o  s u r f a c e  charge s e p a r a t i o n  produced by j u n c t i o n  f r i n g i n g  f i e l d s .  
To a s c e r t a i n  t h e  amount of s u r f a c e  charge necessary t o  i n v e r t  t h e  
s i l i c o n  surfaces being s t u d i e d ,  w e  used a too l  provided by NOSFET 
technology. This t o o l  is  descr ibed i n  d e t a i l  b e l o w .  
To determine t h e  s u r f a c e  f i e l d s  necessary tc ,  s e p a r a t e  charge, 
vol tage  w a s  app l i ed  between conductors on t h e  s u r f a c e .  There are 
t w o  s t r u c t u r e s  which a l l o w  d i r e c t  q u a n t i t a t i v e  d e t e c t i o n  of in-  
vers ion  l a y e r s  and have proven t o  be very u s e f u l  i n  t h e  s tudy of  
s u r f a c e  e f f e c t s  on device  s t a b i l i t y .  It should be emphasized t ha t  
the d a t a  obtained are d i r e c t l y  a p p l i c a b l e  t o  b i p o l a r  m i c r o c i r c u i t s  
s i n c e ,  a l though w e  are now us ing  a s tudy s t r u c t u r e  which is no t  a 
t r a n s i s t o r ,  only  t h e  m e t a l i z a t i o n  has  been a l t e r e d  and t h e  s i l i c o n  
s u r f a c e s  be ing s t u d i e d  are  s t i l l  i n  f a c t  t h e  s u r f a c e s  of double 
d i f f u s e d  m i c r o c i r c u i t s .  This i s  i n  keeping w i t h  t h e  philosophy 
presented  i n  t h e  F i r s t  Q u a r t e r l y  Progress  Report, i .e . ,  c o r r e l a t i o n  
i s  d e s i r e d  f o r  t h e  s u r f a c e  s t u d i e s  repor ted  i n  t h e  l i t e r a t u r e  on 
p a r t i c u l a r  s i l i c o n  s u r f a c e s  t o  s t a t e- of- the- ar t  b i p o l a r  m i c r o c i r c u i t s .  
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The s tudy of these s t r u c t u r e s  has proven very  f r u i t f u l  i n  
c o n t r a s t  t o  the  s t u d i e s  descr ibed i n  the preceding subsect ion .  
subsec t ion  p r e s e n t s  a d e t a i l e d  d i s c u s s i o n  of the theory ,  the tests, 
and t e s t  r e s u l t s .  Unless o therwise  s p e c i f i e d ,  the dev ices  used 
i n  the tests repor ted  i n  t h i s  subsect ion  w e r e  unglassed and unsealed.  
This 
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3-3 .2  Theory 
The F i r s t  Q u a r t e r l y  Progress Report presented  a chart which could 
be used t o  determine the s u r f a c e  charge requ i red  t o  i n v e r t  s i l i c o n  
. 
s u r f a c e s  as  a func t ion  of the i r  r e s i s t i v i t y  ( ignor ing  Q s s ) .  
s i g n i f i c a n t  advance i n  the progress  of t h i s  program w a s  made when w e  
observed tha t  s u r f a c e  charge could be app l i ed  d i r e c t l y  by us ing  an  
MOS c a p a c i t o r  s t r u c t u r e .  
A 
Consider a p a r a l l e l  p l a t e  c a p a c i t o r  as  
sketched i n  Figure  2 b e l o w .  The vo l t age  a p p l i e d  can e a s i l y  be r e l a t e d  
Figure 2 .  Basic  Si02 c a p a c i t o r  s t r u c t u r e .  
t o  the s u r f a c e  charge d e n s i t y  using the  fami l ia r  formulas: 
Q CcouiJ 
c [fcg - 8.85 x 10-loKA[cmg 
d ccml 
-10 
1 - 8.85 x 10 Q k l e c t r o n i c  charqes 1 
lect r ic  charge 
A k m q  VEoltg dEm11.6 x 10-19 
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See Figure 3 f o r  p l o t s  of s u r f a c e  charge for t w o  t y p i c a l  oxide  
th icknesses .  
and n- type c o l l e c t o r  reg ions  a r e  6000 B and 9000 i, r e s p e c t i v e l y ,  w e  
ob t a in  f o r  p type: 
Since t y p i c a l  oxide thicknesses over the p- type base  
10 e l e c t r o n i c  charqes /volt, a/A = 3 . 7  x 10 V 3 
c m L  
and f o r  n type: 
a/A = 2 . 5  x 10 10 e l e c t r o n i c  charqes /volt. 
2 V c m  
These cons tan ts  may be used t o  determine the vo l tage  necessary on 
t he  p l a t e  of a n  MOS capac i to r  t o  i n v e r t  the s i l i c o n  " p l a t e " .  
Figure 4 i s  such a p l o t .  
The next  s t e p  i n  the  u t i l i z a t i o n  of t h i s  concept cons i s ted  
of f a b r i c a t i n g  the  app rop r i a t e  capac i to r s .  I n  p r i n c i p l e ,  t h i s  
presented no problem, s i n c e  on in t eg ra t ed  c i r c u i t s  the  e m i t t e r  
me ta l i za t i on  (or  expanded contac t )  always c ros se s  the oxide over 
the base  region,  and the  base  me ta l i za t i on  o f t e n  c rosses  the oxide 
over t he  c o l l e c t o r  reg ion .  By sepa ra t ing  the  emitter  metal  con- 
ductor  f r o m  i t s  con tac t  t o  s i l i c o n ,  a p l a t e  i s  formed a l lowing 
invers ion  of  p a r t  of the base su r f ace .  Note t h a t  t o  i n v e r t  a 
p- type base ,  p o s i t i v e  b i a s  would be appl ied  t o  the  p l a t e  so  as t o  
a t t r a c t  e l e c t r o n s  t o  the su r f ace  of t h e  p- type s i l i c o n .  T h i s  
would r e s u l t  i n  conduction between t h e  n- type collector and e m i t t e r .  
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I 
VOLTAGE TO INVERT (VOLTS) 
Figure  3 .  Surface charge as r e l a t e d  t o  the equiva len t  vo l tage  
requi red  for invers ion.  
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A tool thus exists which immediately and predictably allows 
quantitative assessment of the amount of surface charge necessary 
to invert the base surface. Alternatively, by varying the voltage 
applied to this structure, the effect of surface charge can be cor- 
\ 
related to transistor device parameters, the most sensitive of which 
are expected to be low current beta, BVCBo, ICBOt IEBOand ICE00 For 
example, when the base surface has been completely inverted, ICEO will 
increase linearly with increasing voltage on the "gate" or metal 
over the base region. 
The preceding model is useful in assessing the influence of a 
given amount of surface charge on underlying silicon, but does not 
permit assessment of the manner in which surface charge may accumulate. 
A second structure is used to enhance the surface charge separation 
due to surface fields. Since one of the mechanisms by which an 
additional layer of glass over a microcircuit will improve device 
stability is the prevention of surface ion motion in the presence of 
surface contamination, it is important that this mechanism be studied. 
The "classical" degradation mechanism is the existence of sur- 
face fringing fields from back biased junctions, indicated in Figure 5. 
Figure 5. Sketch illustrating surface fringing fields 
associated with a back biased p-n junction. 
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The lateral surface field results in charge accumulation which 
attracts charge to the silicon surface, producing degradation of 
device performance. Since the tests on back biased junctions,as' 
described in paragraph 3.2.2, failed to produce enough instability 
on short duration tests to be useful as a study tool, lateral surface 
fields were set up between conductors on the oxide surface as in- 
dicated in Figure 6. The fields set up with this structure could 
Figure 6. Sketch illustrating lateral surface fields setup. 
be much higher than obtained with fringing fields (limited by diode 
breakdown), thus resulting in acceleration of charge accumulation. 
Note in this case that to invert a p region, negative bias is applied 
to the plate in contrast to positive bias for the capacitively induced 
charge. This condition of surface fields set up between metal con- 
ductors is a situation present on all microcircuits. 
A quantitative theoretical treatment of the structure 'sketched 
in Figure 6, is impractical because of the variation in surface con- 
ditions. The amount of charge accumulated per unit field impressed 
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w i l l  be a func t ion  of s u r f a c e  conduc t iv i ty ,  oxide  contamination,  t i m e ,  
temperature,  etc.  The usefu lness  of the s t r u c t u r e  depends on t h e  
a b i l i t y  t o  o b t a i n  high l a te ra l  s u r f a c e  f i e l d s .  This i n  t u r n  a l l o w s  
r ap id  accumulation of su r f ace  charge. Since t h e  accumulation of 
su r f ace  charge depends on t h e  s u r f a c e  condi t ion  and the ambient t o  
which it is  exposed, dev ices  whose su r f ace  ( tha t  on which the m e t a l  
in te rconnec ts  are formed) i s  p ro t ec t ed  by an a d d i t i o n a l  g l a s s  l a y e r  
w i l l  respond d i f f e r e n t l y  than  dev ices  wi th  unprotected su r f aces .  
This s t r u c t u r e  has s e v e r a l  disadvantages which should no t  be 
minimized. Referr ing t o  Figure 5 it w i l l  be noted tha t  i n  a d d i t i o n  
t o  performing the des i r ed  func t ion  of a t t r a c t i n g  su r f ace  charge, 
a su r f ace  p l a t e  can i t s e l f  induce (through a c a p a c i t i v e  effect) charge 
t o  the su r f ace  of t he  s i l i c o n .  With the p o l a r i t y  shown, these w i l l  
be accumulation l a y e r s  rather than  invers ion  l a y e r s ,  b u t  the e x t e n t  
t o  which the  accumulation l aye r  compensates the  invers ion  i s  d i f f i c u l t  
t o  determine.  Obviously, c a r e  must be used i n  p lac ing  t h e  su r f ace  
p l a t e s  on t h e  device  so a s  t o  minimize c a p a c i t i v e  invers ion .  
Another, even less w e l l  understood, u n d e s i r a b l e  mechanism i s  
the c o l l e c t i o n  of su r f ace  charge by a su r f ace  p l a t e .  Even if the 
p l a t e  does not  c o l l e c t  su r f ace  ions  it may n e u t r a l i z e  t h e m .  I f  the 
charge is attracted t o o  s t rong ly ,  it w i l l  t r a v e l  beneath,  o r  on t o p  
o f ,  the su r f ace  p l a t e  and no longer be e f f e c t i v e  i n  causing invers ion .  
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A parasitic mechanism common to both capacitive and surface- 
field-induced inversion is the possibility of the altered effective 
doping concentration changing the leakage of the back biased 
junction (for ICEO, the collector-base) before true inversion of 
the base surface occurs. The effect of this mechanism can be eliminated 
by an experimental technique, as described in paragraph 3 . 3 . 3 .  The 
point is that for high voltages on the surface, an increase in ICEO 
may not be an indication of base inversion. 
Despite its disadvantages, the surface plate structure has 
proven to be useful in the study of surface-charge-induced inversion. 
The presence of these unknowns simply complicates the understanding 
and interpretation of experimental results. Generally speaking, 
stray capacitive effects are eliminated by shorting all metal leads 
together. Since surface charge motion is relatively slow in dry 
ambients, the surface-charge-induced effects will remain. Application 
of moisture will drastically alter the surface effects but has little 
influence on capacitive effects. 
3 . 3 . 3  Capacitive Inversion 
Several devices were constructed to facilitate the study of 
direct inversion. A field was applied between the Si material and a 
metal plate on the Si02. The devices consisted of standard, metalized 
integrated circuits upon which the metalization was mechanically 
isolated from the underlying silicon in predetermined locations. 
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The isolated metalization extended across the region Being invest- 
igated over the adjacent oppositely-doped regions. Figure 7 is a 
photomicrograph of one of the initial structures used to study in- 
version. Inversion of a specific region could be created by applying 
a voltage of the correct polarity (+ for p ,  - for n) to the isolated 
metal with respect to the underlying silicon. The degree of inversion 
can be directly related to the conductivity between the two regions 
separated by the region being inverted, much in the manner as an 
MOS transistor. The conductivity was determined by measuring the 
current at a constant applied voltage. On a bipolar transistor 
whose base is being inverted, this parameter is essentially ICEO. 
Tests were initiated to characterize the surface charge density 
necessary to cause inversion of the various resistivity regions 
present in a microcircuit. The initial test consisted of modifying 
an integrated circuit transistor so that metalization over the base 
was isolated as shown in Figure 7. In MOS terminology the source, 
gate, and drain were the emitter, isolated metal, and collector, re- 
repectively. A voltage of up to 300 V was applied between the isolated 
metal and the base region. The parameters observed were the same as 
'CEO' those monitored in the tests described in subsection 3.2, i.e., 
low current beta, and breakdown voltages. Although shifts in other 
parameters could be detected, ICEO was by far the most sensitive. This 
was somewhat surprising since published results had led us to expect 
low current beta to be a strong function of surface conditions. On 
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Figure 7. Modified metal pattern to study 
inversion of a base region. 
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t h e  o t h e r  hand, t h e  base  s u r f a c e  p l a t e  does no t  completely over lap  
t h e  emitter-base or co l lec tor- base  j unc t ion  so i ts  e f f e c t  on beta 
might n o t  be expected t o  be as pronounced a s  on ICEO. 
D i r e c t  c a p a c i t i v e  i nve r s ion  tests w e r e  made us ing  s t r u c t u r e s  
having n- type e p i t a x i a l  l a y e r s  i n  t h e  r e s i s t i v i t y  range from 0 . 2  
R- c m  t o  6 n-em, and p- type d i f f u s e d  base reg ions .  me tes t  r e s u l t s  
are summarized i n  Table 3 .  
TABLE 3 
RESULTS OF DIRECT CAPACITIVE INVERSION TESTS 
Calcula ted Measured 
N -Type (Homogeneous ) Invers ion  Voltaqe Invers ion  Voltage 
4 t o  6 0-cm 
0.5 n-cm 
0.2 Q-cm 
P-Type (Diffused) 
120 n/o 
240 n/a 
-3 v 
-11 v 
-22 v 
+350 v 
+175 V 
-15 V 
-21 v 
-28 V 
+140 V 
+70 V 
Referr ing t o  t h e  test  r e s u l t s  g iven i n  Table 3 ,  note  tha t  t o  
i n v e r t  n- type m a t e r i a l ,  a vo l tage  h i s h e r  than t h e  ca l cu l a t ed  value  
must be app l i ed ,  whereas t o  i n v e r t  p- type material a vo l t age  l o w e r  
than t h e  ca l cu l a t ed  value  must be appl ied .  There are two mechanisms 
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respons ib le  for t h i s  s i t u a t i o n .  One is  the nega t ive  a’ccumulation 
l a y e r  a t  the Si-Si02 i n t e r f a c e  w h i c h  r e g u l t s  from the p o s i t i v e  charge 
( Q s s )  normally p r e s e n t  i n  the Si02 layer. 
segrega t ion  c o e f f i c i e n t s  of boron and phosphorus i n  s i l i c o n  and 
The other is tha t  the 
k 
Si02  are such tha t  oxid ized  n s u r f a c e s  are phosphorus- rich and 
oxidized  p s u r f a c e s  are boron-poor. N o t e  that  n- type s i l i c o n  i n  the  
r e s i s t i v i t y  range of 4 t o  6 Q-cm, the range f requen t ly  used i n  h igh  
vo l t age  analog dev ices ,  i s  s u s c e p t i b l e  t o  i n v e r s i o n  w i t h  t h e  vo l t ages  
used i n  these c i r c u i t s .  
Although the use  of t h i s  s t r u c t u r e  is  g e n e r a l l y  q u i t e  s t r a i g h t -  
forward, the technique does have i t s  l i m i t a t i o n s ,  t h e  m o s t  important  
of w h i c h  are described b e l o w .  
To check the  invers ion  tes t  technique descr ibed above, a vo l t age  
of oppos i t e  p o l a r i t y  t o  t h a t  necessary for  invers ion  w a s  app l i ed  be- 
tween t h e  s i l i c o n  and i s o l a t e d  m e t a l  on s e v e r a l  u n i t s .  Since t h i s  
r e s u l t s  i n  an  accumulation l a y e r  rather than  a n  invers ion  l a y e r ,  one 
would not  expect  a channel c u r r e n t .  A s  expected,  no i n c r e a s e  i n  moni- 
t o r  c u r r e n t  w a s  observed f o r  s u r f a c e  p l a t e  vo l t ages  b e l o w  100 V. 
However, when the  p l a t e  vo l t age  exceeded 100 V, a n  i n c r e a s e  i n  monitor 
c u r r e n t  w a s  observed. The fol lowing theory  is advanced t o  exp la in  
t h e  cause of t h i s  inc rease  i n  c u r r e n t .  
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The c u r r e n t  through a r e v e r s e  biased j u n c t i o n  is 
determined by the  equat ion7 : 
P1 
The monitor c u r r e n t  is  i n i t i a l l y  l i m i t e d  by t he  
leakage c u r r e n t  across the r e v e r s e  biased p- n junc t ion .  
An i n c r e a s e  i n  c u r r e n t  can r e s u l t  f r o m  t w o  effects: 1) 
a n  i n v e r s i o n  layer shunt ing  the  t w o  junc t ions ,  o r  2 )  a n  
increase i n  the c u r r e n t  through the  r e v e r s e  biased junc- 
t i o n .  S ince  no invers ion  layer can be formed w i t h  the, 
p o l a r i t y  a p p l i e d ,  the j u n c t i o n  leakage c u r r e n t  must have 
increased .  
. 
where Pn and Np are the assumed minor i ty  carrier con- 
Assume we  are s tudying a n  n r eg ion ,  e l e c t r o n s  i n  the 
p reg ion  w i l l  be attracted t o  the sur face .  This re- 
s u l t s  i n  a n  i n c r e a s e  i n  the  minor i ty  carrier concen- 
t r a t i o n ,  Np, a t  the p s u r f a c e  of the  s i l i c o n .  
fore,  f r o m  the  preceding equat ion ,  I, w i l l  i nc rease .  
. c e n t r a t i o n s  i n  the n and p regions ,  r e s p e c t i v e l y .  
There- 
An experiment w a s  performed t o  tes t  the preceding theory .  
dev ice  w a s  cons t ruc ted  t h a t  had a f i e l d  p l a t e  running over  one p-n 
junc t ion  only ,  
concen t ra t ion  on ly  af fec ts  a r e v e r s e  biased junc t ion ,  applying a f i e l d  
A 
(See Figure  8$ Since an  i n c r e a s e  i n  minor i ty  carrier 
Figure  
Monitor 
Emoni tor  
I J 
8. T e s t  s t r u c t u r e  t o  determine in f luence  of 
s u r f a c e  charge on j u n c t i o n  leakage c u r r e n t .  
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r th i s  junc t ion  should r e s u l t  i n  an  i n c r e a s e  i n  monitor c u r r e n t .  
Applying a f i e l d  over a forward b i a sed  junc t ion  should no t  increase 
monitor c u r r e n t .  I f  t h e  monitor vo l tage  i s  p o s i t i v e ,  P z N  w i l l  
\ 
rse b i a sed  and w i l l  be a f f e c t e d  by t h e  f i e l d ;  however, i f  t h e  
monitor vo l t age  is nega t ive ,  P 2 N  w i l l  be r eve r se  b iased  and not 
a f f ec t ed  by t h e  f i e l d .  
The experiment demonstrated t h a t  t h e  r eve r se  biased junc t ion  
leakage was a f f e c t e d  by the appl ied  f i e l d .  
it  has been suggested t h a t  the  r e v e r s e  b iased  junc t ion  c u r r e n t  be 
monitored between p and n i n  a d d i t i o n  t o  t h e  p- region t o  p- region 
monitor c u r r e n t .  
would then be the d i f f e r e n c e  between t h e  t w o  c u r r e n t s .  
As a r e s u l t  of  t h i s  t e s t ,  
The c u r r e n t  due t o  inve r s ion  of the  n region 
t 
3 . 3 . 4  Surface-Field- Induced Invers ion  
I n  a d d i t i o n  t o  the c a p a c i t i v e  technique for ob ta in ing  s u r -  
face charges ,  su r f ace  charge accumulation may occur when a f i e l d  
s set up an the su r f ace  of the p l ana r  oxide.  Such a f i e l d  can 
be c rea t ed  by applying a vo l tage  between two i s o l a t e d  metal iza-  
t i o n s  on t h e  oxide su r f ace .  Any p o s i t i v e  mobile ions should be 
ttracted t o  the  negat ive  su r f ace  p l a t e ,  and negat ive  mobile charge 
should be a t t r a c t e d  t o  the p o s i t i v e  su r f ace  p l a t e .  The r e s u l t i n g  
accumulation of cha 
de r ly ing  s i l i c o n ,  
. rge  
i n  
on t h e  oxide su r f ace  
some cases, c r e a t i n g  
can in f luence  the 
invers ion  l a y e r s .  
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Devices w e r e  c o n s t r u c t e d , i n  much the s a m e  manner as descr ibed i n  
paragraph 3 . 3 . 3 ,  from s tandard  i n t e g r a t e d  c i r c u i t s  and the i n i t i a l  
vehic le .  On t h e s e  dev ices ,  t w o  metal  conductors w e r e  mechanically 
separa ted  t o  e l e c t r i c a l l y  i s o l a t e  t h e m  from t h e  s i l i c o n .  These con- 
duc tors  w e r e  chosen t o  be nea r ly  p a r a l l e l ,  and one metal  conductor 
\ 
extended across t h e  three ad jacen t  regions  covered by t h e  capac i to r  
su r f ace  p l a t e  of paragraph 3 . 3 . 3 .  The degree of i nve r s ion  could 
t h e r e f o r e  be observed by the  same method as for  c a p a c i t i v e  invers ion .  
A s  i n  the s t r u c t u r e s  descr ibed i n  paragraph 3 . 3 . 3 ,  a p- type 
region w i l l  tend t o  i n v e r t  when p o s i t i v e  charge is  on t h e  oxide  
su r f ace  over i t ,  s i n c e  t h i s  p o s i t i v e  charge induces a negat ive  charge 
i n  the su r f ace  of the  p region.  To a t t rac t  p o s i t i v e  charge t o  the 
su r f ace  p l a t e  c ross ing  the app rop r i a t e  t h r e e  reg ions ,  t h a t  su r f ace  
p l a t e  i s  made nega t ive  w i t h  r e spec t  t o  the  other su r f ace  p l a t e .  
Note the  negat ive  p o l a r i t y  app l ied  t o  the conductor i n  t h i s  case, 
whereas c a p a c i t i v e  invers ion  r e q u i r e s  p o s i t i v e  vol tage on t h e  p l a t e  
over a p region t o  induce invers ion .  
Devices w e r e  tested both  w i t h  and without  a condi t ion  t h a t  would 
increase  i o n i c  mobi l i ty ,  i . e . ,  a t  a high temperature and wi th  a m o i s t  
ambient, and invers ion  l a y e r s  w e r e  a c t u a l l y  formed. Fur ther ,  the 
invers ion  l a y e r  remained a f te r  the appl ied  vo l tage  w a s  removed and the 
su r f ace  p l a t e s  shor ted  t o  each o t h e r .  This r e t a i n e d  invers ion  could be 
removed by applying humid a i r  t o  t h e  su r f ace  or hea t ing  t h e  dev ice  t o  
about  15OoC w i t h  no appl ied  vo l tage .  Since the inve r s ion  l aye r  d id  
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no t  d isappear  when the s u r f a c e  p l a t e s  w e r e  shor ted ,  the invers ion  
S t a r t i n g  
1 
2 
l a y e r  cannot be a t t r i b u t e d  t o  c a p a c i t i v e  effects as descr ibed  i n  
paragraph 3 . 3 . 3 .  The disappearance of  t h e  i nve r s ion  when the  con- 
d u c t i v i t y  of t h e  su r f ace  oxide w a s  increased suppor ts  t h e  conclusion 
I 
- - - 1 nA 
3800 n A  240 V appl ied f o r  10 m i r r  
a t  15OoC, cooled t o  25OoC 
w i t h  b i a s ,  then bias 
removed. 
1500 nA 75 minutes la ter  a t  room 
temperature 
tha t  surface charge accumulations w e r e  p r e sen t .  
An example of t h e  type of tests conducted i s  shown i n  Table 4. 
1 n A  
TABLE 4 
~ 
A f t e r  blowing m o i s t  a i r  
on the su r f ace  of the c h i p  
SURFACE INVERSION TEST 
(0.5 n - c m  N-TYPE) 
1 TEST STEP I P-V-P MONITER CURRENT I CONDITIONS 
a t  1.5 V 
3 
35 
A s  a v a r i a t i o n  of t h e  above t e s t ,  t h e  v e h i c l e  shown i n  Figure  9 
was f a b r i c a t e d ,  a l so  of 0.5 R- cm n- type material.  The t o t a l  i n i t i a l  
p-n-p monitor c u r r e n t  w a s  measured a n d , i n  a d d i t i o n ,  the r eve r se  
b iased  p-n junc t ion  c u r r e n t  w a s  measured. The c u r r e n t s  w e r e  
\ 
approximately equal .  A dc  vo l tage  of  240 V (any vo l tage  over 50 V 
i s  s u f f i c i e n t )  w a s  app l i ed  between t h e  t w o  s u r f a c e  p l a t e s .  The de- 
v i c e  was heated t o  approximately 150°C f o r  5 minutes t o  i nc rease  
t h e  mobi l i ty  of t h e  su r f ace  ions  and w a s  then  cooled w i t h  t he  vo l tage  
s t i l l  app l i ed .  A f t e r  t h e  device  re tu rned  t o  room temperature, the  
su r f ace  vo l tage  was removed, and both su r f ace  p l a t e s  w e r e  shor ted  t o  
t h e  n region t o  d i scharge  any c a p a c i t i v e l y  formed invers ion  l a y e r s .  
The p- n- p monitor and junc t ion  leakage c u r r e n t s  w e r e  aga in  measured. 
The monitor c u r r e n t  had increased by a f a c t o r  of 300, w h i l e  the  
junc t ion  leakage c u r r e n t  was 40 t i m e s  the  i n i t i a l  value.  Although 
both su r f ace  p l a t e s  remained shor ted  f o r  s e v e r a l  minutes, very 
l i t t l e  change i n  t h e  monitor cu r r en t  was observed. The monitor c u r r e n t  
could be re turned  t o  the i n i t i a l  value by blowing moist a i r  onto  the 
su r f ace  of the device .  
The sepa ra t ion  of m e t a l  conductors is d i f f i c u l t  t o  achieve a s  
it must be done mechanically. The r e s u l t s  are n o t  as c lean  as one 
would l i k e ,  and t h i s  can be seen i n  the  photographs i n  Figures  7 and 9, 
Fur ther ,  t h e  tes t  d a t a  obtained from d i f f e r e n t  devices  sub jec ted  t o  
i n d e n t i z a l  tests s o m e t i m e s  va r ied .  This experimental  v a r i a t i o n  could 
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Figure 9. Initial structure as modified to study inversion of 
the silicon surface. 
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o f t e n  be a t t r i b u t e d  t o  the  v a r i a t i o n  i n  t h e  geometry of the m e t a l -  
i z a t i o n  from device  t o  device .  Therefore,  we concluded t h a t  t h e  
i n i t i a l  t es t  v e h i c l e  used f o r  t h e  eva lua t ion  phase of t h i s  program 
\ 
could p r o f i t  f r o m  a redes ign  t o  inc lude  t h e  s t r u c t u r e s  described 
above. 
3.4 DIRECT INVERSION STUDY VEHICLE 
A s  the r e s u l t s  of the s t u d i e s  on t h e  t w o  t es t  s t r u c t u r e s  w e r e  
obta ined ( c a p a c i t i v e  and s u r f a c e  inversion) ,  it became obvious t h a t  
such s t r u c t u r e s  w e r e  capable of providing u s e f u l  s t a b i l i t y  d a t a .  
Avai lable  b i p o l a r  devices  w e r e  s t i l l  d i f f i c u l t  t o  use i n  making r a p i d  
s t a b i l i t y  tests; it w a s  necessary  t o  redes ign  the  t e s t  v e h i c l e  t o  
inc lude  the  two types  of s t r u c t u r e s .  
The rev i sed  v e h i c l e  r e t a i n s  s tandard  d i f f u s i o n s  and b r i n g s  o u t  
e lec t r i ca l  connect ions t o  s tandard  b i p o l a r  dev ices ,  i n  a d d i t i o n  
t o  t h e  improved s t a b i l i t y  sens ing  s t r u c t u r e s .  The o r i g i n a l  i n t e n t  
of r e l a t i n g  s t a b i l i t y  of the  Si-Si02 i n t e r f a c e  t o  a c t u a l  b i p o l a r  
devices  is thus  s t i l l  r e t a i n e d .  I n  a d d i t i o n  t o  the inc rease  i n  
s e n s i t i v i t y  obta ined f r o m  the i n c l u s i o n  of the new s t r u c t u r e s ,  a 
s tandard  w a f e r  u t i l i z i n g  a h igher  r e s i s t i v i t y  e p i t a x i a l  l a y e r  w a s  
chosen t o  f u r t h e r  i n c r e a s e  the s e n s i t i v i t y .  The wafers be ing used are 
the same as  used t o  fabricate PA7709 c i r c u i t s  and are obta ined from 
t h e  product ion l i n e s  p r i o r  t o  meta l i za t ion .  Although w a f e r s  t o  be 
used w i l l  have t r a n s i s t o r s  wi th  BV values lower than  the PA7709 
CEO 
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specifications, we do not expect this parameter to influence the tests 
to be made. 
A photomicrograph of a glassed chip ready for assembly is shown 
\ 
in Figure lob. Each pad on the device is numbered corresponding to 
the flat pack lead to which it will be connected. The pad connections 
are listed below: 
Device Pad 
and Flat Pack Lead No. Connection To 
1 Collector of test transistor. 
2 Base of test transistor. 
3 
4 
5 
6 
7 
8 
9 
10 
11 
Surface plate to invert base of test 
transistor by capacitive (MOS) effect. 
A l s o  to be used for inversion of base 
by accumulated surface charge. 
Resistor for observation of n-region 
inversion. 
Surface plate to invert underlying n 
region by capacitive (MOS) effect. 
A l s o  used for p and n inversion by 
accumulated surface charge. 
Isolated "bucket" n region. 
Base of control transistor. 
Emitter of control transistor. 
Isolation. 
Collector of control transistor. 
Field plate (on those units having 
field plates). 
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12 
13  
14 
Surface plate for inversion of 
isolation by capacitive (MOS) effect. 
A l s o  used for n-region inversibn by 
accumulated surface charge. 
No connection, 
Emitter of test transistor. 
A photomicrograph of the chip before glassing is shown in 
Figure loa. Note the absence of the circular contact cuts which 
are visible in Figure lob. The addition of a field plate, a metal 
pattern completely covering the entire active region of the micro- 
circuit, is shown in Figure 1Oc. 
3 .5  STUDIES PERFORMED ON REVISED VEHICLES 
3.5.1 Capacitive Inversion 
Tests were conducted on the new test vehicle to determine the 
voltage necessary to cause direct inversion. With capacitive in- 
version, no difference would be expected between glassed and un- 
glassed chips since the charge is not being accumulated on the 
oxide surface but on the metal plate at the oxide surface. 
0 
As'ex- 
pected, no differences were observed between glassed and unglassed 
units. The results for both types are shown below. 
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Figure loa .  Revised tes t  device and metal pa t t e rn ,  
before  g lass ing .  
Figure lob. Revised tes t  device, a f t e r  g l a s s ing  
and e t ch ing  o f  con tac t  cu t s .  
41 
Figure 1 O c .  Revised t e s t  device ,  showing a d d i t i o n  
of " f i e l d  p l a t e " .  
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. 
Type Reqion 
N (4 t o  6 Q-cm) 
P (d i f fused ,  110 n--cm/m) 
* Taken f r o m  Figure  3 .  
Voltage Required 
t o  I n v e r t  
-22 v 
+60 v 
Charges/cm2* 
11 6 x 10 
2 . 2  2 l o x 2  
The vo l t age  shown above as  requ i red  t o  i n v e r t  4 t o  6 (2-cm n- 
type  s i l i c o n  i s  h igher  t han  the vo l tage  i n  paragraph 3 . 3 . 3  because 
of a change i n  measuring technique.  Using the technique desc r ibed  
i n  paragraph 3 . 3 . 3 ,  invers ion  w a s  considered t o  occur a t  t h a t  vo l t-  
age a t  which the monitor c u r r e n t  began t o  change. I n  order t o  make 
the  measurement more reproducible ,  the i nve r s ion  vo l tage  w a s  re- 
def ined  as t h a t  vo l t age  w h i c h  causes an  order of magnitude i nc r ea se  
i n  monitor c u r r e n t .  
There is a f u r t h e r  d i f f e r e n c e  i n  t h e  vo l tage  requ i red  t o  i n v e r t  
the p reg ion  because d i f f e r e n t  d i f f u s i o n  schedules  w e r e  used t o  ob- 
t a i n  the  sheet r e s i s t i v i t i e s ,  apparen t ly  r e s u l t i n g  i n  some d i f f e r e n c e  
i n  surface concen t ra t ion .  A deeper base- col lec to r  j unc t i on  w i l l  have 
a lower s u r f a c e  concen t ra t ion  f o r  a g iven base sheet r e s i s t i v i t y .  
The effect w h i c h  d i rec t  i nve r s ion  o f  the base has on low c u r r e n t  
beta and breakdown vo l tages  w a s  a l so  s t ud i ed  on t h i s  veh ic le ;  these 
parameters w e r e  found t o  be much less s e n s i t i v e  t o  invers ion  than  is 
'CEO 
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3.5.2 Surface-Field-Induced Inversion 
After some of the revised vehicles were fabricated, tests 
were performed to characterize the effectiveness of the surface 
field applied via the surface plates in creating surface charge 
accumulations on the surface of the oxide on unglassed devices 
(see paragraph 3.3.4). Although sufficient charge accumulations 
could readily be obtained to produce inversion, many of the test 
\ 
results are not well understood. As discussed in paragraph 3.3.2, 
the action of the field between the surface plates is not exactly 
indentical to junction fringing fields. Specifically, the field 
, 
applied via the surface terminates on conductors, whereas fringing 
fields do not. However, the structure is identical to the case of 
metal conductors on a microcircuit and therefore perhaps worthy of 
study . 
It must be stressed that the surface field structure described 
above is most likely to be useful in the study of long term degrad- 
ation, unlike the MOS capacitor structure which quantitatively produces 
surface charge instantaneouly. 
measuring tool  however, since inversion layers produced in this 
manner occur immediately, and devices having such inversion layers 
would never pass initial testing and so are not a reliability problem. 
Surface charge accumulation resulting from charge separation in a 
surface field is dependent on time (and other factors): therefore, 
The capacitor structure is only a 
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t h e  r e s u l t s  such as have been obta ined by a tes t  of a 'few minutes 
du ra t ion  may be misleading.  
The f i rs t  tests conducted w e r e  s i m i l a r  t o  those  descr ibed i n  
\ 
paragraph 3.4.4. A s  r epor ted  i n  paragraph 3.4.4 i nve r s ion  occurred 
i n  t w o  dev ices  t h a t  w e r e  sub jec ted  t o  1 5 0 ° C  w i t h  270 V on t h e  su r-  
face p l a t e s  for 15 minutes. To f u r t h e r  c h a r a c t e r i z e  the veh ic l e ,  
t es t  condi t ions  w e r e  va r i ed .  Ten devices  t e s t e d  a t  150°C b u t  wi th  
only 200 V on the s u r f a c e  p l a t e  f o r  30 minutes a l s o  inver ted .  However, 
s i x  devices  sub jec ted  t o  1 5 0 ° C  w i t h  180 V for 2 hours w e r e  n o t  i n-  
ver ted  a t  the conclusion of the 2 hours .  Three devices  submitted t o  
90°C w i t h  270 V on the su r f ace  p l a t e s  f o r  15 minutes d id  not  i n v e r t .  
These r e s u l t s  are c o n s i s t e n t  w i t h  those repor ted  i n  paragraph 3.4.4, 
except  f o r  those  from the 2 hour testvhich are not  understood. 
Measurements w e r e  taken af ter  the devices  cooled t o  room temp- 
erature and t h e  su r f ace  p l a t e  vo l tage  removed. The invers ion  described 
is  r e t a ined  af ter  the appl ied  vo l tage  was removed and t h e  su r f ace  
p l a t e s  shor ted .  Applying either humid a i r  o r  heat t o  any of t h e  above 
devices  removed a l l  the  r e t a ined  invers ion .  
I n  a n  a t tempt  t o  promote su r f ace  charge accumulation, devices  
w e r e  sub jec ted  t o  a tes t  chamber a t  9 0 ° C  w i t h  poorly con t ro l l ed  
moist ambient f o r  72 hours wi th  90 V ac ros s  the  su r f ace  p l a t e s .  
Unfortunately,  water  c o l l e c t e d  on many of the devices  such tha t  the 
aluminum me ta l i za t i on  w a s  removed by e l e c t r o l y s i s .  T h i s  test  w i l l  be 
repeated w i t h  bet ter  c o n t r o l  of  the humidity t o  avoid condensation 
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At this point, with some confidence that the vehicle was adequate 
to sense surface inversion, testing of glassed devices was begun to 
assess the effectiveness of glass in preventing charge accumulation 
on the surface of the thermal oxide. While many of the tests produced 
the expected results, the behavior of some devices under test is not 
now understood. For example, in the above 15OoC, 200 V, 30 minute 
test, glassed devices did not invert. This was as expected. How- 
ever, after two hours at 15OoC and 180 V, glassed devices were in- 
verted: whereas, as pointed out above, the unglassed devices were 
not. To further complicate the model, when inversion was induced on 
glassed units, the inversion could not readily be made to disappear 
by blowing humid air on the surface. 
\ 
At this point we changed the type of testing. We discovered 
that adding humid air to the surface of the chip was just as effective 
in increasing the surface charge mobility as was raising the temper- 
ature of the units. In addition, testing at room temperature avoids 
the possibility of charge movement within the oxide, a potential 
degradation mechanism which glassing will not alter. 
Subjecting both glassed and unglassed devices to this sort of 
testing demonstrates that the glassed devices generally show less 
sensitivity to the humid ambient than do unglassed devices. For 
example, one of the simplest tests is to have the operator blow on 
an exposed unit while a voltage is applied to the surface plates. 
A typical voltage on the surface plates is 50  V. An unglassed unit 
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will invert immediately; a glassed unit typically is unaffected. 
This sort of test was demonstrated to NASA personnel during their 
visit to the Philco-Ford facilities at Blue Bell, Pennsylvania on 
March 22, 1967. 
\ 
Disadvantages of blowing on the units are: 1) the uncontrolled 
conditions and, 2) the possibility of moisture condensation on the 
chip surface. 
as a means of obtaining humid, but not supersaturated, ambients is 
now being used. 
A bubbler at room temperature with N2 flowing through 
As a final example of the type of tests being conducted, the 
data in Table 5 are typicdi. In general, the test results recorded 
in Table 5 follow the model proposed and therefore indicate that the 
test structure may be useful in the study of surface charge accumu- 
lations. However, in specific instances the model is inadequately 
characterized, accentuating the need for further investigation. 
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TABLE 5 
DATA FROM TYPICAL TESTS BEING CONDUCTED 
TO STUDY INVERSION LAYERS FORMED BY SURFACE CHARGE 
. Apply 50 V to surface 3 0 
f i e ld  p la ter  (polar- 
i t y  66 discussed In 
the text) .  
. Apply humid a i r .  20 14 
4 
. Turn off humid a i r  20 14 
and blow on dry a i r .  
. Turn off the applied 0 0 
voltage and short the 
surface f i e ld  plates. 
. Apply humid air.. 0 0  
SSB 
3 
- 
- 
0 
3 
21 
21 
0 
0 
4 - 
C 
E 
1 
1 
a 
0 
- 
5 - 
C 
c 
5 
5 
C 
C 
CUSS 
6 7  
0 0  
0 0  
0 0  
0 0  
0 0  
0 0  
6 9  lmwuts 
O 1  
0 0  
0 0  
OI 
These data indicate the n region is not inverted init ial l .)  
<This is as one would expect.) 
As expected, no Inversion ex i s t s  (excapt for the s l ight  
Lnvarsion of Units 1 and 3). 
h e  would expect the unglassed devices t o  invert (because 
they are  sensit ive to  surface humidity), and the glassed 
devices not t o  invert. Except for Unit 5, the glasred 
devicas behaved a8 expected. 
One vould expect these data because once the surface char8 
has been allowed to  a c c u ~ ~ l a t e ,  returning to  dry ambient 
only "lOCk8" in  the charge. 
0 0 Once the surface charge has been allowed t o  accumlate and 
is "locked" in  by drying the surface, one would expect the 
charge t o  remain a f t e r  removal of voltage. 
are not typical  for  t h i s  t e s t  condition. Perhaps the 
surface was not sufficiently dry. 
These resul ts  
0 0  Applying humid air allovs the surfact  chrga to r ed i s t r i -  
bute, and t h e  uni ts  vould be expected t o  return t o  the 
i n i t i a l  state. Of course, la t h i s  particular tes t ,  no 
inveraion remained from the previous step. 
It was demonstrated in sever61 types of t e s t s  tha t  surface-field-induced charge accumulations can be additive t o  CAP 
c i tor  type surface charge. That is, i f  a voltage applied betwean a surface plate and s i l icon is rufficient t o  create a 
mall inversion layer in the silicon, t h i s  inversion can be made mre pronounced by biasing the surfaca plate properly 
i t h  respect to  other Burface plates. Therefore, the tes t ing  of the units was continued as follows. 
. Remove humid air  and 0 
apply dry A i r .  
. Apply 50 V t o  surface 3 
f i e ld  plates. 
. Apply 50 V betveen 32 
s i l icon and surface 
f i e ld  plate (capaci- 
t i ve  inversion). 
. Apply humid air. 112 
. Remove humid air 112 
and apply dry air. 
I .  Remove voltage from 23 
surface f i e ld  plates. I 
1. Apply humid a i r .  0 
0 
0 
15 
to 
10 
75 
20 
0 
0 
6 
i8 
10 
10 
80 
25 
0 
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No inversion exis ts  in i t ia l ly .  
Same remarks as for  Test Condition 2. 
Significant inversion exis ts  on both glassed and unglassed 
units. 
should be expected betveen the glassed and unglarsed units 
This is capacitive inveraion and no difference 
As expected, amre inversion is creatsd in the unglarsed 
units due t o  surface charge reparation. Inversion is also 
enhanced on glassed units, which was not expected. 
however, that  less increase occurred on the glassed *its. 
The surface charge has accunulated and i a  "locked" in. 
Note, 
The capacitive inversion has bam remved (subtractimg the 
pnp current of t h i s  test condition from that of 10 typic- 
a l ly  gives that  of 9 ) .  b t e  the difference though between 
the pnp currants of Test Condition 8 and 12. 
retained Inversion thought t o  be due t o  surface charge 
accunulation. b t c  that  the glassed uni ts  have lesa 
surface charge accumulation than do unglasred unit.; 
actually it vas expected that the glassed uni ts  wu ld  have 
none. 
This is 
Since the surface charge accumulation is  not f ree  t o  redia 
t r ibutc  (the surface is "dry"), such a large change vas no 
expected. (See r-rks for Test Condition SJ Perhaps a 
=chanism other t h n  nrrface charge accmula tbn  exists. 
Note, however, that  a nuch large aamunt of inveraion 
rem~lns on the un(l1ass.d uni ts  than on the glassed units. 
The applied hraidity allovs t h t  surface charge t o  redis- 
t r ibute  and, as expected, the devices returned t o  t he i r  
i n i t i a l ,  uninverted condition. 
3 . 6  SUMMARY 
Analyzing the results from the tests has been difficult. There 
are two ways to cause inversion of silicon: 1) by direct inversion, 
applying a voltage between a metal conductor on the surface of the 
\ 
oxide and the underlying silicon, or 2) by the accumulation of charge 
on the surface by applying a voltage between conductors on the sur- 
face of the oxide. Difficulties have been encountered, as stated 
in paragraph 3 . 3 . 2 ,  in applying conditions to cause one type of 
inversion without, at the same time, producing the other type. 
The outstanding difference between the two means of causing inversion 
is the degree of dependency upon time. Experiments have generally 
shown that capacitive inversion is an instantaneous effect, with in- 
version occurring immediately upon the application of a voltage, 
and disappearing immediately upon removal of that voltage. Surface- 
charge-induced inversion occurs with a time delay, since the mobility 
of the ions on the oxide surface is much lower than the mobility of 
charge in silicon and metal. For this reason, accumulated surface 
charge is retained for a considerable period of time after the 
applied voltage is removed. We used these differences in behavior to 
determine whether inversion is capacitive or a result of the accumu- 
lation of charge on the surface of the oxide. 
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SECTION 4 - MANUFACTURING STUDY 
4.1 RF,ASONS FOR GLASS APPLICATION 
In deciding when to apply a protective layer, such as Si02, 
during the manufacturing process, the reasons for applying such a 
coating should be considered. These may include any or all of 
the following: 
1. To protect the relatively soft aluminum metal 
used for interconnections on both bipolar and 
MOS devices; 
To increase the dielectric layer thickness, 2. 
thus reducing the capacitive effect between 
metal interconnects and the substrate; 
To provide an insulating layer for use in de- 
positing multilevel interconnections; 
3 .  
4. To provide protection from ambient contamination. 
4.1.1 Protection for the Aluminum 
In most manufacturing processes the wafer is reduced to individual 
microcircuit chips through a process of scribing and breaking. 
frequently results in considerable damage to the aluminum inter- 
connections because of abrasion from particles of silicon generated 
This 
during the operation. A protective layer, such as photoresist, has 
been shown to be helpful in reducing such damage. However, this 
organic must be removed before subsequent assembly. If a layer oi 
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g l a s s  w e r e  u t i l i z e d  i n  t h i s  manner it need n o t  be removed af ter  
f u r t h e r  process ing.  However, c o n t a c t  ho l e s  must be etched i n  
the l aye r  t o  permit  connections t o  t h e  underlying bonding pads. 
\ 
4.1.2 I n c r e a s i n q  Dielectric Thickness 
The d i scus s ion  presented i n  the Appendix i n d i c a t e s  t h e  d e s i r a b  Lity 
of a th ick d i e l e c t r i c  l a y e r  t o  reduce t h e  c a p a c i t i v e  e f f e c t  be+-weel 
metal  l a y e r s ,  and between the m e t a l  l a y e r s  and t h e  s u b s t r a t e .  Tht 
maximum th ickness  of t h e  thermal ly  grown oxides used i n  process i r  4 
the a c t i v e  device  i s  determined by the requi red  dev ice  geometry. 
Thus the  a b i l i t y  t o  d e p o s i t  an a d d i t i o n a l  d ie lec t r i c  l a y e r  fol lowing 
completion of t h e  normal process ing s t e p s  is  d e s i r a b l e  f o r  reducing 
p a r a s t i c  coupling.  
4.1.3 Providinq an I n s u l a t i n q  Layer 
W i t h i n  the p a s t  two years  there has been an inc reas ing  demand 
f o r  t h e  a b i l i t y  t o  make m e t a l  i n te rconnec ts  of s u f f i c i e n t  complexity 
when m o r e  than  one l aye r  i s  requi red .  The p re sen t  b i p o l a r  i n t e g r a t e d  
c i r c u i t  technology has an i n h e r e n t  crossover  c a p a b i l i t y  i n  t h a t  a 
metal  conductor can pass  over  a d i f fu sed  r e s i s t o r .  It sometimes is  
requi red  on b i p o l a r  devices  and nea r ly  always on MOS dev ices ,  t h a t  a 
high concent ra t ion ,  low r e s i s t a n c e  d i f f u s i o n  region be c rea t ed  spec i-  
f i c a l l y  for crossover  areas. 
More complicated func t ions  involving hundreds of components 
n e c e s s i t a t e  the  a d d i t i o n  of an i n s u l a t i n g  l a y e r  t o  completely cover 
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the first normal level of metal. Through-connections (vias) are 
achieved by etching a path in the dielectric and continuing with 
the next level of metalization. 
4.1.4 Providins Protection from Ambient Contamination 
As stated at the beginning of this section, a glass layer can 
provide some protection of aluminum from mechanical damage. 
also been shown that the aluminum metal is quite susceptible to 
It has 
electrolytic corrosion when exposed to moist ambient conditions. Thfs 
could occur in hermetically sealed enclosures which have failed and 
developed a leak as well as on chips packaged in a non-hermetic 
environment. Therefore, glass can provide desirable protection. 
When considering the influence of ion migration on the surface 
of a microcircuit, it becomes desirable to place an additional 
dielectric layer over the complete microcircuit surface. This would 
inhibit the separation and migration of ions on the original oxide 
surface. 
well as from lateral surface fields due to potential differences be- 
Such charge separation can result from fringing fields as 
tween metal conductors. Ion contamination would be further excluded 
from the substrate by the additional dielectric layer and would thus 
be less likely to cause a parameter change. 
As stated in the Appendix, more complete freedom from ion 
migration can be achieved by the subsequent application of a 
phosphosilicate or a metal field plate. The phosphorus glass has 
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been shown to act as an effective getter for sodium and hydrogen 
ions. A metal plate would eliminate the possibility of lateral fields. 
4 . 2  DETERMINING POINT OF GLASS APPLICATION 
From an economic viewpoint, a greater number of circuits can 
be glassed in wafer form than in a partially or completely assembled 
form, simply because of size. Moreover, the glass layer applied 
in wafer form will still provide the redundant protection desired 
for hermetically sealed devices. It should be noted that applying 
the glass to the wafer would not preclude the deposition of an addi- 
tional glass coating following assembly. Although the latter de- 
position method would more completely coat the entire structure, it 
would have the disadvantage of undesirable depositions of glass on 
the peripheral members of the package. In addition, the assembled 
chip has temperature limiations imposed by the gold-silicon eutectic 
(melting point 367OC) frequently present in microcircuit assemblies. 
The following considerations should be noted regarding bonding 
to a microcircuit chip which has been covered with a layer of glass. 
If the bonding pad is to be exposed by etching through the glass 
layer, the opening should be made somewhat smaller than the pad 
termination to guarantee that the etchant will not reach the normally 
present oxides. Such a condition could lead to undercutting in the 
critical bonding pad area. Therefore, the area for bonding on a 
glassed unit will be less than that on an unglassed one. 
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In addition, although more work is required in this area, 
it appears that thermocompression bonding to the exposed bonding 
pad is sometimes more difficult than ultrasonic bonding of aluminum 
wire. This is most likely a result of the ultrasonic bonding break- 
ing through any residual glass coating which may be present in the 
bonding area. 
A possible solution for both of the preceding problems would 
be the formation of the bonding pad on the top surface of the de- 
posited coatings. A through connection or via requires less area 
than a bonding pad; hence the connection from the bonding pad to 
the' underlying metal can be made without concern about the chip size. 
Such an approach, however, does imply additional processes since 
two levels of metalization must be present. 
4 . 3  SUMMARY 
With so many possible utilizations of an additional coating in 
the fabrication of silicon integrated circuits, it would be desirable 
to employ a glassing process which would be broadly applicable to 
the many purposes for which glass can be utilized. We therefore, 
recommend that depositing a Si02 layer by oxidation of silane is a 
proper selection and will permit the goals of this specific program 
to be achieved. We further recommend that the glass be deposited 
while the product is still in wafer form, before reduction to 
individual chips. 
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SECTION 5 - DEVICES FOR PERFORMANCE EVALUATION (TASK 111) 
5.1 DESCRIPTION 
The devices for the performance evaluation will be the same 
devices as those described in subsection 3.4. These vehicles 
will be from PA7709 circuit wafers with special metalizations. 
Four groups of test vehicles are being prepared: 
1. Unglassed, open 
2. Unglassed, sealed 
3. Glassed, open 
4. Glassed, sealed. 
A few devices incorporating field plates may also be assembled 
for testing. All of the above devices will be assembled into 14- 
lead flat packs. Aluminum whisker wires will be attached by ultra- 
sonic bonding. The PA7709 circuits are normally assembled into TO-5 
packages, but since it is desired to have available 13 leads on the 
test vehicle, flat packs are being used. 
5.2 TEST PROGRAM 
As a result of the Task I studies conducted to date, we believe 
that the maximum amount of significant information can be obtained 
from the Device Performance Evaluation Phase if its objectives are 
to determine: 
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A. 
3. 
C. 
To 
The degree to which a comparatively sensitive. 
microcircuit is prone to degradation by surface 
charge accumulation; 
The effectiveness of the glass encapsulation in 
the prevention of sufficient surface charge 
accumulation to cause channels, even when the 
package is non-hermetic; 
Whether glassing the microcircuit is deleterious 
in any respect to circuit reliability. 
achieve these objectives, three hundred (300) revised 
test vehicle microcircuits will be submitted to the Reliability 
and Quality Control Department for appropriate tests, as described 
below. 
These 300 units will be selected from about 500 assembled on 
the basis of initial electrical characterization. The 300 units 
will be divided into four(4) groups with the following approximate 
distribution : 
A.  Glassed 
1) Sealed x 75 
2) Open % 100 
B. Unglassed 
1) Sealed M 65 
2) Open M 60 
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There may be an additional small number of units with field 
plate encapsulation over the glass, sealed and open. 
The electrical parameters which will be measured on these 
devices are shown in Table 6. 
Because the total quantity of devices involved is large, 
automatic parameter test equipment will be used to facilitate the 
measurements. The use of the automatic equipment, however, w i l l  
not permit measurement of beta at a constant collector current be- 
cause a constant voltage and current cannot be simultaneouly pro- 
grammed to the same device pin. Therefore, the beta measurements 
will be made at a constant IB rather than the conventional constant 
IC. A l s o ,  the lowest current measuring range is 100 nA to 10 pA 
with r,n accuracy of *lo0 nA. Although this is not low enough to read 
the junction leakage of "good" devices, it is adequate to determine 
the existence of inversion layers. 
The schedule of environmental and long term operational tests 
which is most likely to fulfill the objectives of the program, based 
on the understanding gained from the initial phases of the program 
is shown below. 
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The units will be subjected sequentially to the following four 
All parameters listed in Table 6 will be measured following tests. 
each test. 
A. Temperature 
1. Storage (16 hours at 200'C stabilization bake). 
Test 100% of units. 
2. Cycling (MIL-STD-750 Method 1051.1; -55* C to 
+2OO0C air to air; at temperature 1/2 hr). 
Test 100% of units. 
3 .  Thermal Shock (MIL-STD-750 Method 1056.1, Test 
Condition B, except temperatures 
to be -55'C to +2OO0C liquid to 
liquid). 
Test all sealed units. 
B. Vibration (MIL-STD-750 Method 2056 except G level to 
be 30G). 
Test 100% of units. 
C. Mechanical Shock (6000G in Y1 & Y2 planes 0.5 ms). 
Test 100% of units. 
D. Acceleration (MIL-STD-750 Method 2006 except only in 
Y1 and Y2 planes; 20, OOOG (not encapsulated) ) . 
Test 100% of units. 
Following these tests, ten units of each of the four types will be 
submitted to: 
62 
E. 10-day moisture tests (MIL-STD-750 Method 1021.1) without 
bias applied. The units will be baked 1 hr at 125OC to 
drive off  excess water to avoid electrolytic attack of the 
metalization during parameter measurement. If no failures 
exist after this test, the units will be subjected to the 
same test with bias applied as in F below (except no bias 
will be applied to Pin 6 ) ,  and measurements taken each day 
until ten more days have been completed. 
F. Operational Life: All units from D which did not go i n t 3  E 
will be divided in two groups for long term (4000 hr) 
operational life testing at 25OC or 75OC. The conditions 
will be a s  follows: 
Conditions 
Pin 2 = -5v 
Pin 5, 9 ,  11, and 14 = Gnd 
Pin 1, 3 ,  and 12 = +1ov 
Pin 6 = +36V 
The units at 25OC will be removed f r o m  the test a rack at a timet 
to minimize delay between test and parameter measurement. The units 
at 75OC will be cooled under bias for about 10 minutes before removal 
of bias and measurement. 
Parameter measurements will be obtained at about 0, 250, 500, 
1000 and 4000 hours. 
6 3  
5.3 DEMONSTRATION MODELS 
Fifty-five devices demonstrating the incorporation of the 
glassing process on actual circuits will be submitted. These 
devices will be PA7709 circuits, although they will not be tested 
to meet all commercial specifications. Five of these devices will 
be left open to permit visual inspection and evaluation of the 
glassing technique. 
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SECTION 6 - PROGRAM FOR THE NEXT INTERVAL 
During the next  q u a r t e r l y  per iod  t h e  assembly and s e l e c t i o n  
of u n i t s  for the performance eva lua t ion  w i l l  be completed and t h e  
u n i t s  w i l l  be submitted f o r  t h e  test program. D a t a  f r o m  the 
environmental and l i f e  tes t  program w i l l  become a v a i l a b l e  and 
w i l l  be d iscussed  i n  t h e  F i n a l  Report. 
The s p e c i f i c a t j  on f o r  t h e  encapsula t ion  material and t h e  
procedure f o r  encapsula t ion  w i l l  be prepared and included as 
p a r t  of  t h e  F i n a l  Report. 
Demonstration mod?ls w i l l  be suppl ied  c o n s i s t i n g  of a basic 
analog m i c r o c i r c u i t  s imi l a r  t o  t h e  u n i t  used for  t h e  rev i sed  
t e s t  veh ic le .  
Some a d d i t i o n a l  tests w i l l  be made t o  f u r t h e r  v e r i f y  t h e  
p r e s e n t  understanding of device  s t a b i l i t y .  
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APPENDIX 
MATERIALS STUDY 
Purpose 
The purpose of this study was to determine the optimum 
characteristics of the material to be used for the glass en- 
capsulation Of semiconductor devices. 
Introduction 
Glass encapsulation must chemically and physically protect 
semiconductor devices from their environment to prevent both 
progressive and catastrophic degradation of the functional 
properties of those devices. 
In view of this requirement, any glasses which would be 
potentially useful as encapsulants would be those which, in 
the form of thin deposits, have the following characteristics: 
(1) Are insulators of high dielectric strength: 
(2)  Are rigid, inert, and stable: 
( 3 )  Are crystallographically and structurally 
compact and, as such, not amenable to the 
formation of pinholes, porosity, or to trans- 
verse ion migration. 
It is not expected that all possible materials for glass 
encapsulation will possess all these characteristics to a high 
degree Instead, a certain amount of "trading-off'' of character- 
istics can be expected. 
Certain practical considerations limit the number of 
potentially useful materials that could be employed as encapsulants. 
For example, it is economically desirable to apply the glassing 
material to wafers rather than individual devices to which 
bonded connections have already been made. However, if the glass 
is applied to the wafers, it must be delineated and etched 
to permit connections to be made at some later time. Therefore, 
the material must be etchable. 
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Furthermore, i f  an  e l eva t ed  temperature i s  necessary f o r  
the depos i t i on  of the  g l a s s  f i lm ,  then  t h a t  temperature must 
no t  be so high as t o  have an i r r e v e r s i b l e ,  d e l e t e r i o u s  e f f e c t  
upon t h e  wafer.  Since A 1  me ta l i za t i ons  are q u i t e  o f t e n  used 
on S i  devices ,  t h e  upper temperature l i m i t  of a wafer conta in-  
i n g  such devices  must be below the  A l - S i  e u t e c t i c  temperature,  
which is  577°C(1). 
7 5  
Fina l ly ,  t h e  e x i s t i n g  technology governing t h e  depos i t ion  
of a g iven material by a given process  must be so advanced as 
t o  permit  the depos i t i on  of the requi red  th ickness  w i th in  a 
p r a c t i c a l  t i m e .  
Taking the above cons ide ra t ions  i n t o  account,  it w a s  con- 
cluded tha t  the g r e a t e s t  success  would be obta ined by us ing  t h e  
low temperature ox ida t ion  of s i l a n e ,  o r  one of i t s  modif ica t ions .  
A l t e rna t ive  processes  of interest  would be e l e c t r a n  beam 
evaporat ion o r  r-f s p u t t e r i n g  of such m a t e r i a l s  as  s i l i c a ,  
alumina, o r  m u l l i t e .  
The Mater ia l  and I ts  Method of Deposit ion 
The o b j e c t i v e s  of g l a s s  encapsu la t ion  w i l l  be r e a l i z e d  
wi th  the g r e a t e s t  amount of success  i f  S i 0 2  deposi ted  by the  
s i l a n e  process  is used as  the p r o t e c t i v e  g l a s s  l a y e r .  While 
t h i s  g l a s s  technique may not  perform every func t ion  of a pro- 
t e c t i v e  l a y e r  better than  any o t h e r  m a t e r i a l  o r  depos i t i on  
technique,  it is  the best  method a v a i l a b l e  a t  t h e  p re sen t  l e v e l  
of s o l i d- s t a t e  technology. The s e l e c t i o n  of the  s i l a n e  process  
is a r e s u l t  of consider ing the des ign requirements and t rade-  
o f f s  of c h a r a c t e r i s t i c s  among t h e  competing techniques f o r  g l a s s  
encapsula t ion.  On t h e  whole, the  s i l a n e  process  w i l l  provide 
semiconductor devices  wi th  chemical and phys i ca l  p r o t e c t i o n  
from t h e i r  environment better than any o t h e r  g l a s s ing  technique.  
The c h a r a c t e r i s t i c s  of S i02  deposi ted  by t h e  s i l a n e  
process  which led t o  the  above conclusions are: 
1. It i s  completely compatible w i t h  all the device  
process ing s t e p s  tha t  precede it i n  t i m e ;  
the  temperature requ i red  for  the depos i t i on  process  
is  l o w e r  than  any c r i t i c a l  temperature t h a t  i s  
gene ra l ly  c h a r a c t e r i s t i c  of semiconductor dev ices .  
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It r e s u l t s  i n  a l a y e r  of  high r e s i s t i v i t y  and 
l o w  d i e l e c t r i c  cons t an t  w i t h  a p e r f e c t l y  adequate 
d i e l e c t r i c  s t r e n g t h .  
It r e s u l t s  i n  uniform th ickness  depos i t s  over l a r g e  
areas and has  t h e  a b i l i t y  t o  coat the sides of 
topographical  f e a t u r e s  as w e l l  as  t h e  tops .  
The g l a s s  l a y e r s  have very l o w  p inhole  d e n s i t i e s .  
The depos i t s  are s u f f i c i e n t l y  r i g i d  t o  provide a 
h igh  l e v e l  of mechanical p r o t e c t i o n  t o  the metal iza-  
t i o n s .  
The d e p o s i t s  have e t ch ing  c h r a c t e r i s t i c s  t h a t  permit  
the d e l i n e a t i o n  and e t ch ing  of c u t s  t o  t h e  con tac t  
pads of  underlying me ta l i za t i ons .  
The g l a s s  l a y e r s  a r e  s t a b l e  over extremely long 
per iods  of t i m e .  
The l a y e r s  con ta in  a very low l e v e l  of contamination. 
The depos i t i on  rates t h a t  can be obtained r e s u l t  
i n  very reasonable  t i m e s  f o r  the  depos i t ion  s t e p .  
Other advantages of t h e  s i l a n e  depos i t i on  system are :  
1. The technique i s  a l ready  w e l l  enough developed t o  
permit  i t s  incorpora t ion  i n t o  a production system. 
2 .  The technique i s  economical, botb in terms of 
c a p i t a l  equipment requ i red  by the depos i t i on  system, and 
t h e  expendable materials t h a t  t h e  depos i t ion  system 
consumes. 
3 .  The manipulat ion of  the  depos i t i on  system r e q u i r e s  
m i n i m a l  ope ra to r  t r a i n i n g  and can be automated i f  
necessary .  
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The only  drawback t o  using S i 0 2  depos i ted  by t h e  s i l a n e  
process  is ion migrat ion.  S p e c i f i c a l l y ,  a deposi ted  l a y e r  of  
S i02  from s i l a n e  w i l l  no t  i n h i b i t  t h e  migrat ion of i ons  e i t h e r  
a l r eady  i n  t h e  depos i t ,  or  brought t o  t h e  su r f ace .  However, 
t h i s  problem can be solved i f  phosphos i l i ca te  g l a s s  i s  p re sen t  
i n  t h e  system as it gene ra l ly  is f o r  b i p o l a r  p rocesses ,  T e s t s  
have shown it w i l l  a c t  as an e f f i c i e n t  sodium and hydrogen ion  
g e t t e r .  I n  t h e  case  w h e r e  phosphorus is no t  used i n  t h e  b a s i c  
process ,  then  a t h i n  d e p o s i t  of phosphos i l i ca te  glass can be 
formed on t o p  of the s i l a n e  vapor p l a t e d  g l a s s .  
c a t e  g l a s s  w i l l  g e t t e r  t h e  undes i rab le  i ons ,  and minimize the 
one weak c h a r a c t e r i s t i c  t h a t  s i l a n e  deposi ted  S i02  sha re s  w i t h  
glass depos i ted  by o t h e r  techniques .  
The phosphosi l i -  
A thorough s p e c i f i c a t i o n  of t h e  g l a s s  encapsula t ing l a y e r  
r e q u i r e s ,  among other th ings ,  a d i s cus s ion  of t h e  th ickness  
t h a t  it should have. 
Thickness 
I n  determining the optimum th ickness  f o r  a g l a s s  pas s iva t ing  
l a y e r ,  cons idera t ion  of the need for phys ica l  and chemical pro- 
tec t ion  a lone  i n d i c a t e s  t h a t  the thicker a l a y e r  is ,  the  more 
p r o t e c t i o n  it w i l l  provide .  
For example, as th ickness  i nc reases ,  t h e  su r f ace  pinhole  
dens i ty  of deposi ted  g l a s s e s  decreases .  Furthermore, t h e  
adverse effects of a cons tan t  l e v e l  of  p o r o s i t y  and pinholes  
decrease  a s  the th ickness  increases. 
The method of depos i t i on  being considered can be c l a s s i f i e d  
as a molecular depos i t i on  technique.  I n  t h i s  technique,  t he  s i d e s  
of  specimen d e t a i l s  are coated as w e l l  a s  the  tops .  Other 
depos i t ion  techniques  are cha rac t e r i zed  by the s t r a i g h t - l i n e  
t r a n s f e r  of m a t e r i a l  from source t o  s u b s t r a t e :  su r f ace  d e t a i l s  
i n  t h i s  case  produce the phenomenon of shadowing. Although 
t h e  s i d e s  of d e t a i l s  are coated dur ing a molecular depos i t i on  
technique,  they are probably n o t  coated q u i t e  as t h i c k l y  as t h e  
t op  h o r i z o n t a l  su r f aces .  Since t h e  major topographical  f e a t u r e s  
of an i n t e g r a t e d  c i r c u i t  a r e  t h e  me ta l i za t i ons ,  these t h i n  s i d e  
coa t ings  r ep re sen t  p o t e n t i a l  s h o r t  c i r c u i t s .  This p o t e n t i a l i t y  
can be avoided i f  t h e  g l a s s  l a y e r  is made a t  l e a s t  as t h i c k  as 
the  me ta l i za t ions ,  tha t  is ,  t he  g l a s s  coa t ing  should be a t  
leas t  10,000 1. t h i c k .  
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Also, the abras ion  r e s i s t a n c e  o f  t h e  glass w i l l  be g r e a t e r  
for g r e a t e r  th icknesses .  Since th i s  q u a l i t y  w i l l  be u s e f u l  i n  
prevent ing scratches i n  t h e  sof t  A 1  me ta l i za t i ons ,  h e r e  aga in  
it i s  advisab le  for the glass l a y e r  th ickness  t o  be a t  least 
a s  great as t h e  th ickness  of those  me ta l i za t i ons .  Scratches  i n  
t h e  A 1  me ta l i za t i ons ,  even when they  do no t  r e s u l t  i n  open 
c i r c u i t s ,  produce a high resistance which u l t ima te ly  can 
r e s u l t  i n  f a i l u r e .  
F i n a l l y ,  t h e  d i s s o l u t i o n  of me ta l i za t i ons  due t o  e l e c t r o-  
chemical ce l l  a c t i o n  has  been observed t o  occur on in t eg ra t ed  
c i rcui t s  when they are exposed t o  a moist  environment. I f  a 
g l a s s  encapsula t ing l a y e r  is expected t o  r e t a r d  such e l e c t r o-  
chemical ac t ion ,  then  the  thicker the  g l a s s  l a y e r  is ,  the 
g r e a t e r  w i l l  be the  r e t a r d a t i o n .  
However, i n  determining the optimum th ickness  of the g l a s s  
l a y e r ,  t h e r e  are s e v e r a l  cons ide ra t ions ,  i n  a d d i t i o n  t o  those of 
phys ica l  and chemical p r o t e c t i o n ,  t h a t  must be taken i n t o  account.  
These are (1) s t r a y  capac i tances  f r o m  me ta l i za t i ons  t o  a f i e l d  
p l a t e  (when a f i e l d  p l a t e  i s  used) ;  ( 2 )  the p rec i s ion  of 
d e l i n e a t i o n  of holes i n  the g l a s s  l ayer :  ( 3 )  t h e  accuracy of 
e tch ing  con tac t  c u t s  of a given depth wi thout  excess ive  e tch ing  
of t h e  underlying me ta l i za t i on ;  and (4) the stress i n  the g l a s s  f i l m .  
1. S t r a y  Capacitance 
I n  c e r t a i n  s i t u a t i o n s  it may be d e s i r a b l e  t o  use  a f i e l d  
p l a t e  (large geometry conducting f i l m )  over the g l a s s  encapsula-  
t i n g  l a y e r  of  an Lntegrated c i r c u i t .  Such a measure can be e m-  
ployed t o  prevent  a l a t e r a l  electr ic f i e l d  f r o m  e x i s t i n g  a t  t h e  
ambient-dielectric i n t e r f a c e .  I n  the absence of a l a t e r a l  f i e l d ,  
l a t e r a l  s u r f a c e  ion  migrat ion w i l l  no t  occur ,  This is t r u e  
whether the ambient i s  a gas  i n  a he rme t i ca l ly  sea led  package, 
room a i r  o v e r  an  unsealed device ,  or p l a s t i c  over  a coated 
s u b s t r a t e  conta ining a c t i v e  devices  or c i r c u i t s .  Another  
a p p l i c a t i o n  of t h e  f i e l d  p l a t e  is t o  cause mobile ions  having a 
s p e c i f i c  charge,  which a r e  found i n  the  g l a s s  l a y e r ,  t o  migrate  
toward the  p l a t e  rather than t o w a r d  the device .  This could be 
accomplished b T , T  the a p p l i c a t i o n  of a s u i t a b l e  bias t o  t h e  f i e l d  
p l a t e .  It would be u s e f u l  i f  s p e c i f i c  ions  w e r e  known t o  pro- 
duce an undes i rab le  effect a t  the device  su r f ace .  
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However, the s t r a y  impedance which w i l l  e x i s t  between the 
me ta l i za t i ons  and a f i e l d  p l a t e  of t h i s  n a t u r e  w i l l  l i m i t  t h e  
frequency response of the i n t e g r a t e d  c i r c u i t .  
pedance w i l l  have a component due t o  t h e  r e s i s t a n c e  of the 
glass d i e l e c t r i c  w h i c h  w i l l  be i n  p a r a l l e l  wi th  a component 
due t o  t h e  capaci tance between t h e  me ta l i za t i ons  and t h e  f i e l d  
p l a t e .  Thus, i f  Zs is the s t r a y  impedance, then  
The s t r a y  i m-  
w h e r e  R is  t h e  r e s i s t a n c e  due t o  t h e  g l a s s ,  and Xc is  the g t9 c a p a c i t i v e  reac tance  due t o  it. 
of the problem would r e q u i r e  a s p e c i f i c  knowledge of t h e  harmonic 
components of t he  inpu t  s i g n a l  t o  the  i n t e g r a t e d  c i r c u i t  as w e l l  
as t h e  impedance characteristics of t h e  devices  i n  the c i r c u i t .  
However, a rough approximation based on a very simple model i s  
a11 that. i s  requ i red  a t  t h i s  po in t .  Consider a s h o r t  l eng th  of  
me ta l i za t i on ,  L ,  of width w which has been covered wi th  a glass 
l a y e r  of th ickness  t g ,  3s i n  Figure 1. I f  w e  assume t h a t  t h e  
A complete t r a n s i e n t  a n a l y s i s  
Figure 1. 
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p a r a l l e l  r e s i s t a n c e  and capac i tance  of t h e  d ie lect r ic  ' layer  a r i s e  
only  f r o m  the  d i e l e c t r i c  w i th in  t h e  volume of t h e  me ta l i za t i on  
and i ts  normal p r o j e c t i o n  on the f i e l d  p l a t e ,  then  we  have 
wherep i s  the r e s i s t i v i t y  of  t he  g l a s s ,  and 
4 
- 1  t g  
Xc,g - - wKgc o& w 
w h e r e  Cg is t h e  ' ' p a ra l l e l  p l a t e "  capaci tance of t h e  me ta l i za t i on  
and t h e  f i e l d  p l a t e ,  cw is  the  frequency, K i s  t h e  d i e l e c t r i c  
cons tan t  of the g l a s s ,  and co  i s  the pe rmi t z iv i ty  of free space.  
Therefore,  t o  prevent  s e r ious  degradat ion of  t h e  response of the 
i n t e g r a t e d  c i r c u i t ,  i n  genera l  the s t r a y  impedance, Z s ,  must be 
as l a r g e  as poss ib l e .  By in spec t ion ,  it i s  apparent  t h a t  a 
h igh 2, i s  obta ined when 
(a)  the  des ign parameters 
(1) & and w are a s  smal l  a s  p o s s i b l e ,  and 
(2) tg i s  as g r e a t  as poss ib le :  
and (b) t h e  m a t e r i a l  parameters 
(1) p g  i s  as g r e a t  a s  pos s ib l e ,  and 
(2)  Kg i s  as smal l  a s  p o s s i b l e .  
2 .  Del ineat ion 
The method by which openings w i l l  be generated i n  the 
glass f i l m  f o r  purposes of electr ical  connection w i l l  be e tch ing  
through p h o t o r e s i s t  masks. An important  cons idera t ion  when 
e tch ing  through masks is t h a t  the  l a t e r a l  e t c h  r a t e  i s  approxi- 
mately equ iva len t  t o  the  t r ansve r se  etch r a t e .  Because of t h i s ,  
t h e  thicker a f i l m  i s  r e l a t i v e  t o  the dimensions of the  opening, 
the less f a i t h f u l  the f i n a l  opening dimensions w i l l  be r e l a t i v e  
t o  t h e  o r i g i n a l  mask. However, t h e  degree of f i d e l i t y  requ i red  
when c u t t i n g  through g l a s s  pas s iva t ing  l a y e r s  is no t  a s  g r e a t  
as t h a t  requ i red  when d e l i n e a t i n g  s t r u c t u r e s  beneath t h e  g l a s s  
l aye r .  I n  fact ,  an expected error of about 5% can probably be 
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t o l e r a t e d .  This is t h e  s i t u a t i o n  when the narrowest  opening 
dimension is f o r t y  t i m e s  g r e a t e r  t han  t h e  g l a s s  f i l m  th ickness .  
Under these condi t ions ,  an opening w i t h  a narrowest  dimension 
of 5 m i l s  (125 p) w i l l  l i m i t  the maximum glass th i ckness  t o  
3 .1  p. 
of t h e  openings are requi red  t o  be less than  the va lues  t h a t  
w e r e  assumed, then  the maximum tolerable glass th ickness  w i l l  
be correspondingly lower. 
But, i f  either the e t c h  geometry e r r o r  or  the dimensions 
3 .  Etch Depth Accuracy 
The e t chan t  which i s  used t o  genera te  the  openings i n  g l a s s  
l a y e r s  is  a s e l e c t i v e  e t c h a n t ,  i n  t h a t  i t s  etch rate for  f i l m s  
of g l a s s  i s  r e l a t i v e l y  g r e a t e r  than  i ts  e t c h  r a t e  f o r  evaporated 
metals of t h e  kind t o  which c o n t a c t s  must be made. However, i n  
p r a c t i c e ,  t r u e  e t chan t  s e l e c t i v i t y  is  no t  obta ined.  There a r e  
s e v e r a l  reasons  fo r  t h i s .  When an  adherent  g l a s s  f i l m  i s  deposi ted  
on a me ta l i za t i on ,  a c e r t a i n  amount of s o l i d- s t a t e  chemical re- 
a c t i o n  t a k e s  p l ace  a t  the glass- metal  i n t e r f a c e .  I n  fact, such 
a r e a c t i o n  is  necessary  f o r  good f i l m  adherence. Although t h e  
e x t e n t  of such a r e a c t i o n  is l i m i t e d  i n  t e r m s  of b u l k  dimensions, 
it can be s i g n i f i c a n t  i n  t e r m s  of f i l m  dimensions. I t s  e f f e c t  i n  
t e r m s  of t h e  problem here i s  to so modify the e tch ing  charac te r-  
istics of the chemically r eac t ed  metal  t h a t  they  tend t o  become 
more s i m i l a r  t o  those  of the  glass. Since  e t chan t s  cannot be 
considered t o  be a b s o l u t e l y  s e l e c t i v e ,  the e tch ing  t i m e ,  t ,  must 
be c o n t r o l l e d  t o  e t c h  openings i n  g l a s s  f i l m s  of a given th ick-  
ness, d .  I f  the r a t e  of e t c h i n g  t h a t  has  been empi r i ca l ly  de t e r-  
mined is r, then  w e  have 
r t  = d .  
I f  E is the f r a c t i o n a l  e r r o r  nvolved i n  knowing t h e  etch r a t e  
of t6e m a t e r i a l  (due t o  point- to- point  inhomogeneity ac ros s  a 
wafer ) ,  and cd is the f r a c t i o n a l  e r r o r  i n  d due t o  th ickness  
non-uniformity of the  g l a s s  f i l m ,  t h e n  there w i l l  be a f r a c t i o n a l  
error, 6 induced i n  t h e  t i m e  r equ i red  for  e tch ing ,  t' 
Therefore,  
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Since  the errors i n  etch r a t e  and f i l m  th ickness  can be either 
p o s i t i v e  or negat ive ,  t hen  the maximum e r r o r  i n  t i m e ,  which is  
r e a l i z e d  when a sample i s  e tched s u f f i c i e n t l y  long t o  remove t h e  
thickest and most e t c h- r e s i s t a n t  reg ions ,  i s  
The abso lu t e  e r r o r  i n  t he  e t c h  t i m e ,  A t ,  w i l l  be 
d a t  = s t t  = E t 7  . 
Thus w e  see t h a t  t h e  a b s o l u t e  e r r o r  i n  e t ch ing  t i m e ,  A t ,  b e s ides  
depending on t h e  etch r a t e  e r r o r  and th ickness  non-uniformity, 
a l s o  depends on t he  th i ckness  of the  g l a s s  l a y e r .  The p r o b a b i l i t y  
of e t ch ing  t h e  under lying me ta l i za t i on  increases w i t h  At, and 
t h e r e f o r e  wi th  d ,  the  thickness of the g l a s s .  
I t  i s  d i f f i c u l t  t o  q u a n t i t a t i v e l y  c o r r e l a t e  cons idera t ions  
such a s  these with  a maximum g l a s s  t h i ckness .  Therefore,  it must 
s u f f i c e  t o  conclude t h a t  these cons idera t ions  w i l l  l i m i t  t h e  
maximum f i l m  th i ckness  t h a t  is  p r a c t i c a l ,  and t h a t  i n  gene ra l ,  
inc reases  i n  f i l m  th ickness  w i l l  adverse ly  a f f e c t  the  etch depth 
accuracy. 
4. Stress 
Glass f i l m s ,  as they are depos i ted ,  are g e n e r a l l y  found t o  be 
under stress a t  room temperature.  I n  f a c t ,  f i l m s  i n  genera l ,  
whether m e t a l ,  semiconductor, or d i e l e c t r i c ,  are r a r e l y ,  i f  ever ,  
depos i ted  i n  a stress-free condi t ion .  The stress i n  glass f i lms ,  
however, l i m i t s  the th i ckness  t o  w h i c h  they can be deposi ted .  
Beyond t h i s  t h i ckness ,  the f i l m s  r u p t u r e ,  
A t  Philco-Ford, f i l m s  of S i 0 2  have  been depos i t ed  by means of 
the  s i l a n e  process  onto t h i n  and f l e x i b l e  (111) S i  wafers t o  observe 
the stress. During depos i t i on ,  the  s u b s t r a t e s  warped concavely as  
viewed f r o m  t h e  f i l m  s i d e ,  i n d i c a t i n g  the f i l m  was under t ens ion .  
They remained warped even a f t e r  they  cooled t o  room temperature.  
This stress l i m i t s  the maximum th ickness  of S i02  w h i c h  can be 
deposi ted  on a non-deformable S i  w a f e r  by th is  process  t o  between 
1.5 and 2.0 p. 
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Inves t iga t ions  o f  t h e  f a c t o r s  a s soc i a t ed  wi th  stress i n  f i lms  
have mainly d e a l t  wi th  m e t a l  f i l m s  formed by vacuum evaporat ion.  
These f a c t o r s ,  neve r the l e s s ,  have a g r e a t  d e a l  of re levance t o  
g l a s s  d i e l e c t r i c  f i lms  produced by e i t h e r  chemical techniques o r  
r- f s p u t t e r i n g .  The f a c t o r s  which produce o r  a f f e c t  t h e  stress i n  
f i lms  a re :  
1. The thermal c o e f f i c i e n t s  of expansion of t h e  f i lm  and 
t h e  s u b s t r a t e .  When a f i l m  i s  deposi ted  a t  an e l eva t ed  
temperature,  d i f f e r e n t i a l  thermal c o n t r a c t i o n  between f i l m  
and s u b s t r a t e  w i l l  produce a stress i n  t h e  f i lm  a s  it cools  
t o  room temperature.  This type  o€ stress i s  r e v e r s i b l e .  
2 .  
When a m a t e r i a l  such as a metal  i s  evsporated onto  a sub- 
s t r a t e ,  condensation t akes  p l ace  a t  a temperature which i s  
g e n e r a l l y  g r e a t e r  than  room temperature.  Since t h e  s t a t e  
of thermal expansion of t h e  condensate i s  c h a r a c t e r i s t i c  of  
t h a t  temperature,  whereas t h a t  of t h e  s u b s t r a t e  might be 
much lower, then when t h e  condensate c o n t r a c t s  upon cool ing 
it w i l l  become s t r e s s e d .  This type of stress is a l s o  re- 
v e r s i b l e .  
The r e c r y s t a l l i z a t i o n  temperature of t h e  f i l m  ma te r i a l  (2 . 
( 3  1 3 .  C r y s t a l l i n e  imperfect ions ,  vacancies and d i s l o c a t i o n s  . 
The c r y s t a l l i n e  l a t t i c e  i n  t h e  v i c i n i t y  of  a vacancy is  d i s-  
t o r t e d  inwardly toward t h e  vacancy, t h a t  i s ,  t h e  vacancy 
produces a t e n s i l e  stress i n  t h e  l a t t i c e .  Dis loca t ions ,  on 
t h e  o t h e r  hand, cause t h e  l a t t i c e  t o  be i n  a somewhat expanded 
s t a t e .  They produce a compressive stress i n  t h e  l a t t i c e .  
Other imperfect ions  may a l s o  produce stresses. These 
stresses a r e  i r r e v e r s i b l e  i n  t h e  sense t h a t  they can not  be 
annealed o u t .  
(4 1 4. The angle  of incidence of t h e  vapor b e a m  dur ing depos i t i on  , 
This f a c t o r  p e r t a i n s  t o  u n i d i r e c t i o n a l  depos i t i on  techniques 
such as evaporat ion.  
5.  
6 .  
The r e s i d u a l  gas composition dur ing depos i t i on  (2) . 
The absorpt ion of  gases  a f t e r  evaporat ion ( 5 )  . 
7 .  Surface t e n s i o n  and compression effects  ( 6 )  . F i l m s  t h a t  
a r e  s t i l l  i n  t h e  i s l a n d  s t a g e  of development e x h i b i t  stress 
which i s  p a r t l y  due t o  t h e  su r f ace  t ens ion  of t h e  i s l ands  
and p a r t l y  due t o  t he  cohesive fo rces  be tween  t h e  i s l a n d s .  
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8. Voids and porosi ty .  m e n  voids are occ luded . in  f i l m s  
wi th  a p o s i t i v e  s u r f a c e  t ens ion ,  the n e t  effect is  a t e n s i l e  
stress because t h e  l a t t i c e  is d i s t o r t e d  i n  toward the voids .  
Po ros i ty  can s i m i l a r l y  produce stress i n  f i l m s .  
9. Latt ice m i s m a t c h  (7). A f a c t o r  c o n t r i b u t i n g  t o  t h e  
stress i n  e p i t a x i a l  heterogeneous overgrowths. 
For g l a s s  f i lms  produced by t h e  s i l a n e  process ,  t h e  important  
f a c t o r s  associated w i t h  stress are d i f f e r e n c e s  i n  thermal expansion 
c o e f f i c i e n t s ,  t h e  r e s i d u a l  gas concent ra t ion  dur ing depos i t i on ,  
and voids and p o r o s i t y  i n  t h e  r e s u l t a n t  f i l m .  The f i rs t  f a c t o r  
is important  because t h e  s i l a n e  process  r e q u i r e s  t h a t  the f i l m s  
be formed a t  e l eva t ed  temperatures on s u b s t r a t e s  a l s o  a t  e l eva t ed  
temperatures .  The second reason is gene ra l ly  an  important  one i n  
systems t h a t  involve  oxygen. When the depos i t i on  condi t ions  a r e  
modified so a s  t o  a f f e c t  t h e  s to ich iomet ry  of t he  g l a s s  f i lm ,  
t h e n  any such modi f ica t ion  w h i c h  f avors  the oxygen conten t  of the 
f i l m  w i l l  i nc rease  the  compression o f  the  r e s u l t a n t  f i l m s  and 
v i c e  versa .  The t h i r d  reason can be expected t o  be important 
because the g l a s s  f i l m s  by t h e  s i l a n e  process  are gene ra l ly  less 
dense than  bulk S i02 .  
R e c r y s t a l l i z a t i o n  temperature effects and c r y s t a l l i n e  
imper fec t ions ,  voids ,  and d i s l o c a t i o n s  a re  usua l ly  very important  
f a c t o r s  a s soc i a t ed  w i t h  the stress i n  f i l m s .  Although they  are 
usua l ly  t he  m o s t  important  causes of stress i n  metal f i lms ,  they 
are c rys t a l l i n i t y- dependen t  f a c t o r s ,  and a s  such rather i n s i g n i f i -  
c a n t  when consider ing the stress i n  g l a s s  f i l m s .  
It may be d e s i r a b l e  t o  change the stress i n  g l a s s  f i l m s  f o r  
s e v e r a l  reasons. Obviously, i f  the upper l i m i t  of th ickness  of a 
g l a s s  f i l m  due t o  stress becomes ob jec t ionable ,  it may be d e s i r-  
able t o  f o r m  g l a s s  f i l m s  w i t h  less o r ,  i f  pos s ib l e ,  no stress i n  
them. O n  the o t h e r  hand, assuming t h a t  a perfect match of c o e f f i -  
c i e n t s  of expansion between f i l m  and s u b s t r a t e  cannot be obta ined,  
then  even a zero  i n i t i a l  stress might not  be favorab le .  The m o s t  
f avorab le  t h i n g  might be t o  incorpora te  an i n i t i a l  compressive 
stress i n  the g l a s s  f i l m .  Depending upon j u s t  what the  d i f f e r e n t i a l  
expansion between f i l m  and s u b s t r a t e  is ,  such a measure could be 
used t o  compensate f o r  an  a n t i c i p a t e d  dimensional i ncompa t ib i l i t y  
a t  either e l eva t ed  temperature s t o r a g e  o r  opera t ion .  The previous 
comments concerning stress i n  g l a s s  f i l m s  i n d i c a t e  t h a t  t he  modi- 
f i c a t i o n  of t h e  p ropor t ion  of r e a c t a n t s  is probably the easiest way 
t o  produce a change i n  the stress of a given f i l m .  Changing the  
void con ten t  o r  the p o r o s i t y  of  a f i l m  w i l l  probably n o t  be q u i t e  
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as  easy.  L i k e w i s e ,  t o  change t h e  thermal c o e f f i c i e n t  of expansion 
of a f i l m  so as t o  match t h e  s u b s t r a t e  would be q u i t e  ' d i f f i c u l t ,  
i f  no t  impossible.  However, t h e  la t te r  can be accomplished i f  t h e  
f i l m  i tself  is  changed. This p o s s i b i l i t y  is  discussed i n  t h e  nex t  
s e c t i o n .  
Compat ibi l i ty  of Thermal Coe f f i c i en t  of-Expansion 
When it is necessary  t o  change t h e  thermal c o e f f i c i e n t  o f  
expansion of a g l a s s  f i l m  it can be accomplished by in t roduc ing  
a new component t o  the g l a s s  system. I n  a b ina ry  g l a s s  system 
the thermal coeff ic ient  o f  expansion w i l l  be a func t ion  of the 
composition. I f  t h e  system i s  chosen properky, then almost any 
d e s i r e d  c o e f f i c i e n t  of expansion can be obta ined a t  some con- 
c e n t r a t i o n  wi th in  t h e  l i m i t s  of  t h e  pure components. 
?'he thermal  c o e f f i c i e n t  of expansion of a p o l y c r y s t a l l i n e  
m a t e r i a l  is  a s t r u c t u r e - i n s b n s i t i v e  proper ty;  t h a t  i s ,  it does 
no t  depend upon g r a i n  s i z e  o r  o t h e r  s t r u c t u r a l  p r o p e r t i e s  of a 
material.  I n  b ina ry  isomorphous o r  e u t e c t i c  systems, t h e  values  
of such p r o p e r t i e s  do no t  have extrema beyond the values  of t h e  
pu re  component l i m i t s .  On the  o t h e r  hand, s t r u c t u r e  s e n s i t i v e  
p r o p e r t i e s  such a s  hardness do. The same comments a r e  t r u e  f o r  
systems tha t  tend t o  be amorphous. E i t e l ( 8 )  states t h a t  i n  the 
c a s e  of g l a s s e s ,  s i n c e  t hey  a r e  " s o l i d i f i e d  m e l t  s o lu t ion" ,  
t h a t  many phys i ca l  p r o p e r t i e s  of oxide  glasstas of more than one 
component can be determined by a summation express ion o f  the type  
X = alyl + a2y2 f a3y3 ........... 
w h e r e  t h e  y i  are t h e  composition f r a c t i o n s  of the var ious  components 
of t h e  g l a s s  system, and the  a i  are constarlt-P w h i c h  depend upon 
the phys ica l  p roper ty  being considered and the p a r t i c u l a r  g l a s s  
system i n  ques t ion .  H e  a l s o  states t h a t  the thermal c o e f f i c i e n t  
o f  expansion is  a proper ty  tha t  possesses  such a dependence upon 
composition. 
Since the  l i t e r a t u r e  value  of t h e  l i n e a r  thermal c o e f f i c i e n t  
of expansion of S i  is  4 .2  x 10-6/oC, whereas the value f o r  fused 
s i l i ca  is on ly  0.54 x 10-6/0C, it m i g h t  appear t h a t  the two 
ma te r i a l s  have  m i s m a t c h  problems. However, s i n c e  the s a m e  pro- 
p e r t y  for A1203 i s  7 .2  x 10-6/"C, then  it might be poss ib l e  
t o  form a material of composition ( S i 0 2 ) x ( A 1 2 0 3 ) y  t h a t  has  a 
c o e f f i c i e n t  of expansion equal  to  t h a t  of S i .  
7 7  
n 
Figure 2. 
Figure 2 i s  the equilibrium phase diagram for the binary 
system Si02 - A1203  ( 9 ) ,  
ture, the stable crystallographic configurations of Si02 are the 
low and high modifications of quartz. However, it is the vitreous 
modification of these materials that is relevant to glass encapsu- 
lation. The films obtained from the straight-forward silane 
process would be expected to have properties analogous to those 
of fused silica, and from all indications the compound Si02 - A 1 2 0 3  
films that can be obtained from a modification of that process 
will also be vitreous as determined bv glancing angle electron 
diffraction. 
Below about 850'C down to room tempera- 
Although thermal coefficient of expansion data is available 
for fused silica, it is not available for vitreous 3A1203*2Si02 or 
vitreous A1203 because these materials have not been obtained in 
bulk form in the vitreous state. They possess a strong tendency 
to crystallize from the melt even with rapid cooling. 
However, as an approximation, the data that is available for 
polycrystalline mullite and polycrystalline alumina can be used in 
the calculation of the thermal coefficient of expansion as a 
function of composition in the A1203 - Si02 system. 
7 8  
Sn a binary system with components a and b, the volume thermal 
coefficient of expansion, y ,  is 
where vi is the volume fraction of component i and yi is its 
volume thermal coefficient of expansion. 
that the linear thermal coefficient of expansion a is equal to 
1/3 the volume coefficient of expansion, we have 
Using the approximation 
' =  v a + vbab I a a  
where ai is the linear thermal coefficient of expansion for 
component: i. Since 
niMi 
- di 
vi niMi n.M. I 
a_++- 
1 3 
where ni is the mole fraction of component i, and Mi and di are its 
molecular weight and density, respectively, then one can write 
Using this relationship between the limits Si02 and 3A1203'2Si02 
for which the linear thermal coefficients of expansion are 
0.54 x 1 d P C  and 5.3 x lO-'/'C, respectively, and then between 
the limits of 3A1203 .2Si02 and A1203 for which they are 
5.3 x 10-6/"C and 7.2 x 10'6pC, respectively, we obtain the 
curve in Figure 3 .  
an approximation. 
As pointed out, this curve is only valid as 
The thermal coefficients of expansion for glassy 
79 
n u 
\ 
u3 
I 
0 
4 
W 
Er 
0 
I 
MULLITE 
3A1203 2Si02  
0 1 7  
€ 0 2 0  40 
S i 0 2  
MOLE PERCENT A12 
- 
I 
I 
I 
I 
i 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
! 
I 
I 
I 
! 
I 
I 
I 
I 
I 
------ -- 
 
I 
I------- 
I I I 
-1 
?ID I  MULLITE S I O N  
A1203 
03 
FIGURE 3 
80 
3A1203*Si02and g l a s sy  A1203 may a c t u a l l y  be l o w e r  t han  t h e  values  
t h a t  w e r e  assumed. Never theless ,  the d a t a  has  u t i l i t y  as a guide 
t o  t h e  t a i l o r i n g  of a m a t e r i a l  t h a t  has  a given d e s i r e d  thermal 
c o e f f i c i e n t  of expansion. 
Surface  Prepara t ion  
Given a g l a s s  f i l m  wi th  a l i n e a r  thermal c o e f f i c i e n t  o f  expan- 
s i o n  t h a t  is  p e r f e c t l y  compatible w i t h  t h e  s u b s t r a t e ,  there is s t i l l  
a problem t h a t  might e x i s t .  I n  p a r t i c u l a r ,  it is t h e  problem of poor 
adherence of t h e  f i l m  t o  t h e  s u b s t r a t e .  This is  a problem that  tends  
t o  be more c r i t i ca l  for  thick f i l m s  t h a t  f o r  t h i n  ones ,  s i n c e  s m a l l  
stresses i n  f i lms  account f o r  g r e a t e r  fo rces  i n  t h i c k  f i lms  than 
i n  t h i n  ones. These fo rces ,  then,  would cause t h e  f i l m  t o  be sheared 
free of t h e  s u b s t r a t e .  
The f a c t o r s  which have been found t o  affect  the  adhesion of 
f i l m s  t o  substrates are: 
(10) 
(11) 
1. The m a t e r i a l s  of the f i lm- subs t r a t e  p a i r ,  
2 .  The oxide  w h i c h  forms a t  the  f i lm- subs t ra te  interface, 
3 .  
4. The aging of f i l m s  w h i c h  have been depos i ted  on 
The contamination of the s u b s t r a t e ,  (11) 
unheated s u b s t r a t e s  (12)  or  the depos i t i on  of f i l m s  
on s u b s t r a t e s  a t  e leva ted  temperatures .  (I1) . 
The m a t e r i a l s  i n  ques t ion  a r e  depos i t s  of g l a s s  and s u b s t r a t e s  
w i th  t o p  su r f aces  of bo th  thermal ly  grown S i 0 2  and a m e t a l  - m o s t  
probably A l .  I t  i s  no t  expected t h a t  t h i s  combination of m a t e r i a l s  
w i l l  pose adhesion problems i n  i t s e l f .  
Good adhesion between f i l m  and s u b s t r a t e  is obtained when 
there is a c o n t i n u i t y  between the s t r u c t u r e  of t h e  s u b s t r a t e  
and the f i l m .  This  u s u a l l y  occurs v i a  an i n t e r f a c i a l  oxide.  
For example, f o r  m e t a l s  depos i ted  on oxide s u b s t r a t e s  such a s  
s i l i ca  o r  alumina, the  g r e a t e r  t h e  tendency of t h e  m e t a l  t o  f o r m  
an  oxide,  t h a t  i s  the l a r g e r  i t s  nega t ive  free energy o f  forma- 
t i o n  of  oxide ,  t h e  g r e a t e r  w i l l  be i t s  adhesion t o  the s u b s t r a t e . ( l l )  
From t h i s  p o i n t  of view, g l a s s  d e p o s i t s  a r e  expected t o  have 
good adhesion t o  A1 s i n c e  the free energy of formation of ~ 1 2 0 3  
i s  -376.77 kcal./mole, which i s  h igh  compared t o  m o s t  meta ls .  
I n  r e a l i t y ,  A 1  f i l m s  on g l a s s  a r e  somewhat anomolous (I2). They 
do no t  possess  t h e  adhesion t h a t  a l a r g e  nega t ive  free energy of 
formation of t h e  oxide  sugges t s .  However, ~l adhesion t o  g lass  i s  
n o t  poor; it i s  usua l ly  found t o  be g r e a t e r  than  the adhesion 
of metals such as Cu and Cd t o  g l a s s ;  and it is  always much g r e a t e r  
than  t h e  adhesion of metals such as A g  and Au. Furthermore, t h e  
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aging of A1 f i l m s  on g l a s s  i n  a i r  a t  room temperature d rama t i ca l ly  
improves their adherence. (12) 
formation of the  oxide l aye r  i s  no t  complete a t  t h e  t i m e  of deposi-  
t i o n ,  b u t  i n  fac t  cont inues  even dur ing  s to rage  a t  room temperature.  
This observa t ion  suggests  t h a t  the 
There have been no r e p o r t s  i n  the i i t e r a t u r e  concerning t h e  
adhesion of g l a s s  f i l m s  t o  oxide s u b s t r a t e s .  However, on t h e  b a s i s  
of  the free energy of formation of S i 0 2  which i s  -190.9 kcal./mole, 
adhesion problems r e s u l t i n g  f r o m  the lack of an i n t e r f a c i a l  t r a n s f -  
t i o n  region a r e  not  expected.  This has  been borne o u t  by the ex- 
per ience  a t  Philco-Ford. Although no q u a n t i t a t i v e  determinat ions  
w e r e  made of  t h e  adhesion of Si02  f i lms  formed by the s i l a n e  
p roces s ,  neve r the l e s s ,  no ind i ca t ions  of poor adherence w e r e  
encountered,  
The s u b s t r a t e  temFerature dur ing  depos i t i on  is  another  factor 
t h a t  can in f luence  adhesion.  The depos i t i on  of a f i l m  onto  a 
heated s u b s t r a t e ,  a s  opposed t o  a s u b s t r a t e  a t  room temperature,  
w i l l  tend t o  i nc rease  t h e  adhesion o f  the  film('') i f  t h e  e leva ted  
temperature promotes oxide formation a t  the  f i lm- subs t ra te  inker face .  
The contamination of a s u b s t r a t e  su r f ace  can degrade t h e  
adhesion of a f i l m  t o  t h a t  su r f ace .  The exac t  degree of c l e a n l i n e s s  
or contamination of a surface i s  d i f f i c u l t  t o  e s t a b l i s h .  However, 
f i l m s  deposi ted  on s u b s t r a t e s  t h a t  are improperly cleaned do 
adhere poorly.  (11) Furthermore, severe contamination of a sub-  
strate produces major and s o m e t i m e s  t o t a l  loss of adhesion.  
A surface p repa ra t ion  s t e p  t h a t  could be used t o  i nc rease  the 
adhesion of a g l a s s  coa t ing  t o  thermal Si02 i s  the formation of  a 
phosphos i l i ca te  g l a s s  t o p  l a y e r  by means of phosphorus d i f f u s i o n .  
This would inc rease  the adhesion o f  a g l a s s  depos i t  f o r  two reasons .  
F i r s t ,  the  Si02-P205 system forms a e u t e c t i c  a t  approximately 
This is  much lower than t h e  mel t ing p o i n t  of  pure  S i02 .  
expected that  s t r u c t u r a l  con t inu i ty  be tween d e p o s i t  and s u b s t r a t e  
can be r e a l i z e d  by an anneal ing process  a s  w e l l  as by an  ox ida t ion  
process a t  the i n t e r f a c e ,  and the annealing s t e p  i s  more l i k e l y  
t o  occur i f  the  l i qu idus  temperature of the  components can be 
decreased.  Obviously, a heat t rea tment  would f a c i l i t a t e  i n t e r f a c i a l  
con t inu i ty ,  whether it r e s u l t e d  from anneal ing or  ox ida t ion .  
15 mole percen t  P2O5 w i t h  a eu tec t ic  temperature of about 970°C. (13  1 
It i s  
The second reason t h a t  the  adhesion of a g l a s s  depos i t  would 
be increased by t h e  formation of  a phosphos i l i ca te  g l a s s  t o p  l a y e r  
is  t h a t  phosphos i l i ca te  g l a s s  t ends  t o  be hydrophi l i c .  Since 
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moisture lowers the anneal ing p o i n t  of g l a s s e s ,  then  i n t e r f a c i a l  
oon t inu i tycould  be a t t a i n e d  by anneal ing a t  a low temperature 
dur ing  depos i t i on  o r  dur ing  a s e p a r a t e  anneal ing s t e p .  I f  a 
phosphos i l i ca te  g l a s s  l a y e r  is  used,  c a r e  must be taken t o  avoid 
the presence of excess  water  a t  the interface during g l a s s  
depos i t ion .  An excess of w a t e r  would des t roy  g l a s s  adhesion.  
However, a simple bake could be used t o  a r r i v e  a t  t h e  most s u i t -  
able su r f ace  mois ture  l e v e l .  
Another su r f ace  t rea tment  t h a t  could be used t o  inc rease  
g lass- depos i t  adhesion i s  the  e l eva t ed  temperature d r ive- in  of 
a f lux ing  agent  such as B203. Again, i n t e r f a c i a l  c o n t i n u i t y  would 
be a t t a i n e d  by an anneal ing process .  The b o r o s i l i c a t e  system 
would be expected t o  annea l  a t  about  6OOOC. The r e s u l t i n g  ad- 
herence p r o p e r t i e s  woulii be the same as i f  a b o r o s i l i c a t e  g l a s s  
w e r e  depos i ted  i n i t i a l l y .  Such a d e p o s i t  could be chemically 
vapor p l a t e d  b means of the ox ida t ion  of s i l a n e  w i t h  t r i e t h y l -  
boron a l k y l .  (1x1 
Table I i s  a capsule  r e c a p i t u l a t i o n  o€ the foregoing d i scuss ion .  
I n  view of the  comments i n  Table I, the optimum th ickness  range of 
a g l a s s  encapsu la t ing  l a y e r  of S i02  deposi ted  by the ox ida t ion  of 
s i l a n e  process  is  10,000 t o  15,000 A .  To minimize leakage and 
s t r a y  capaci tance,  the r e s i s t i v i t y  of the l aye r  should be as h igh  
a s  pos s ib l e  and i t s  d ie lect r ic  cons t an t  as l o w  as poss ib le .  
The thermal c o e f f i c i e n t  of expansion of the g l a s s  l aye r  i s  
no t  an  imminent problem. However, the  v e r s a t i l i t y  of t h e  s i l a n e  
process  permits  a d d i t i o n a l  r e a c t a n t s  t o  be admitted t o  the oxida- 
t i o n  chamber. I n  t h i s  way, b ina ry  o r  multi-component g l a s s e s  
of any composition can be depos i ted .  W i t h  p roper  s e l e c t i o n ,  t h e  
thermal  c o e f f i c i e n t  of expansion could be t a i l o r e d ,  w i th in  l i m i t s ,  
t o  a desired value .  
F ina l ly ,  g l a s s  encapsu la t ing  l a y e r s  are expected t o  adhere 
w e l l .  I f  phosphos i l i ca te  g l a s s  l a y e r s  t h a t  have been deposi ted  
f o r  the purpose of i o n i c  g e t t e r i n g  have any effect  a t  a l l  on 
adhesion, the effect  w i l l  tend t o  be one of enhancing the adhesion. 
8 3  
TABLE I. 
ITEM COMMENT I 
Surface pinhole density 
Porosity 
Stray capacitance 
Complete coating of the device 
including the vertical sides of 
details as well as the top 
surfaces 
Abrasion resistance 
Frecise delineation of holes 
through glass 
Stress in the glass films 
Accuracy of etching contact 
cuts of a given depth without 
excessive etching of the 
underlying metalization 
Leakage 
Stray capacitance 
Thermal coefficient of 
expansion 
Adhesion 
Glass should be as thick as possible. 
do. 
do. 
Glass should be at least j. p. 
thick (the thickness of the 
metalizations), preferably thicker. 
do. 
Glass should be no thicker than 
3.1 p for 5% accuracy and 5 mil holes. 
Glass cannot be thicker than 1.5 
to 2.0 p. This limitation will be 
removed by properly adjusting the 
experimental deposition conditions. 
It should be possible to incorpor- 
ate a given amount of either tensile 
or compressive stress, if desired. 
Glass must not be too thick. 
The resistivity of the glass should 
be as high as possible. 
The dielectric constant of the 
glass should be as low as possible. 
Should it be desired, the value 
of this property can be modified 
within limits by introducing a 
second component to the glass system. 
KO problems are anticipated provided 
surfaces are free of contamination 
and excess moisture. However, ad- 
hesion will be increased if phos- 
phorus glass or a fluxing agent is 
used. 
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